| M Aug 25, 2008:
| Course Overview, Introduction to Digital Logic
|
| W Aug 27, 2008:
| Basic Logic Gates, Boolean Algebra
|
| F Aug 29, 2008:
| Boolean Algebra, Combinational Logic Design Process
|
| M Sep 01, 2008:
| No Class - Labor Day
|
| W Sep 03, 2008:
| Combinational Logic Design Process
|
| F Sep 05, 2008:
| Combinational Logic, Common Combinational Components
|
| M Sep 08, 2008:
| Verilog: Combinational Logic Design
|
| W Sep 10, 2008:
| Verilog: Combinational Logic Design, Review for Exam
|
| F Sep 12, 2008:
| Basic Storage Element
|
| M Sep 15, 2008:
| Exam 1, Basic Storage Element
|
| W Sep 17, 2008:
| Basic Register Design, Controllers
|
| F Sep 19, 2008:
| No Class
|
| M Sep 22, 2008:
| Sequential Logic Design Process
|
| W Sep 24, 2008:
| Sequential Logic Design Process
|
| F Sep 26, 2008:
| Sequential Logic Design Process, Verilog: Sequential Logic Design
|
| M Sep 29, 2008:
| Verilog: Sequential Logic Design, Review for Exam
|
| W Oct 01, 2008:
| No Class, Optional Review for Exam
|
| F Oct 03, 2008:
| Exam 2, Multifunction Registers
|
| M Oct 06, 2008:
| Multifunction Registers, Adders: Half-Adder, Full-Adder, Carry-Ripple Adder, Incrementers
|
| W Oct 08, 2008:
| Adders: Half-Adder, Full-Adder, Carry-Ripple Adder, Incrementers
|
| F Oct 10, 2008:
| Shifters, Comparators, Counters, Multipliers
|
| M Oct 13, 2008:
| No Class
|
| W Oct 15, 2008:
| Shifters, Comparators, Counters, Multipliers
|
| F Oct 17, 2008:
| Verilog: Datapath Components
|
| M Oct 20, 2008:
| No Class
|
| W Oct 22, 2008:
| No Class
|
| F Oct 24, 2008:
| No Class
|
| M Oct 27, 2008:
| Subtractors, Two's Complement, Overflow
|
| W Oct 29, 2008:
| Subtractors, Two's Complement, Overflow, Review for Exam
|
| F Oct 31, 2008:
| Exam 3, ALUs, Register Files , Introduction to RTL Design
|
| M Nov 03, 2008:
| Introduction to RTL Design , RTL Design Method and Examples
|
| W Nov 05, 2008:
| RTL Design Method and Examples
|
| F Nov 07, 2008:
| RTL Design Method and Examples
|
| M Nov 10, 2008:
| Verilog: RTL Design
|
| W Nov 12, 2008:
| Determining Clock Frequency, Behavioral RTL Design: C to Gates
|
| F Nov 14, 2008:
| Memories: RAM, ROM, PROM
|
| M Nov 17, 2008:
| Memories: RAM, ROM, PROM
|
| W Nov 19, 2008:
| Review for Exam
|
| F Nov 21, 2008:
| Exam 4,Combinational Optimization: Two-Level Minimization, Karnaugh Maps
|
| M Nov 24, 2008:
| Combinational Optimization: Exact and Heuristic Minimization, Multi-level Optimization
|
| W Nov 26, 2008:
| No Class
|
| F Nov 28, 2008:
| No Class - Thanksgiving
|
| M Dec 01, 2008:
| State Encodings, Mealy FSMs
|
| W Dec 03, 2008:
| Carry-Lookahead Adders
|
| F Dec 05, 2008:
| Carry-Lookahead Adders
|
| M Dec 08, 2008:
| Implementation: Manufactured ICs, FPGAs
|
| W Dec 10, 2008:
| Implementation: Manufactured ICs, FPGAs
|
| W Dec 17, 2008:
| Exam 5, 11am-1pm
|