ECE 274 Digital Logic - Fall 2008

Datapath Components - Multifunction
Registers
Digital Design 4.1-4.2


## Digital Design

## Chapter 4:

## Datapath Components

```
    Slides to accompany the textbook Digital Design, First Edition,
            htp://www.ddvahid.com
```



Copyright © 2007 Frank Vahid




## Datapath Components

Register with Parallel Load

- Add $2 \times 1$ mux to front of each flip-flop
- Register's load input selects mux input to pass
- Either existing flip-flop value, or new value to load



## Datapath Components

Shift Registers


## O Shift right <br> - Move each bit one position right <br> - Shift in 0 to leftmost bit

## - Shift Register

- Connect register's flip-flop's outputs to next flip-flop's input
- This design would always shift
 on every clock cycle
- How can we control it?


## Datapath Components

Shift Registers

- What is the result after shifting 10011 four times to the right?


## Datapath Components

Shift Register
o To allow register to either shift or retain, use $2 \times 1$ muxes

- shr. 0 means retain, 1 shift
$\square$ shr_ir: value to shift in

$$
\text { - May be } 0 \text {, or } 1
$$

Note: Can easily design shift register that shifts left instead


## Datapath Components

Rotate Register

## ○ Rotate right

- Like shift right, but leftmost bit comes from rightmost bit

Datapath Components
Shift Register Example: Above-Mirror Display

- Earlier example: 8
$+2+1=11$ wires from
car's computer to
above-mirror display's four registers
- Better than 32 wires, but 11 still a lot want fewer for smaller wire bundles
- Use shift registers
- Wires: $1+2+1=4$
- Computer sends one value at a time, one bit per clock cycle



## Datapath Components

Multifunction Registers
Datapath Components
Multifunction Registers
Many registers have multiple functions

- Load, shift, clear (load all Os)
- And retain present value, of course

(b)


## Easily designed using muxes

- Just connect each mux input to achieve desired function





## Datapath Components

Register Operation Table

- Register operations typically shown using compact version of table ㅁ X means same operation whether value is 0 or 1
- One $X$ expands to two rows
- Two Xs expand to four rows
- Put highest priority control input on left to make reduced table simple



## Datapath Components <br> Register Design Process

- Can design register with desired operations using simple four-step process

| Step | Description |
| :---: | :---: |
| 1. Determine mux size | Count the number of operations (don't forget the maintain present value operation!) and add in front of each flip-flop a mux with at least that number of inputs. |
| 2. $\begin{gathered}\text { Create mux } \\ \text { operation table }\end{gathered}$ | Create an operation table defining the desired operation for each possible value of the mux select lines. |
| 3. $\begin{gathered}\text { Connect mux } \\ \text { inputs }\end{gathered}$ | For each operation, connect the corresponding mux data input to the appropriate external input or flip-flop output (possibly passing through some logic) to achieve the desired operation. |
| 4. Map control $\begin{gathered}\text { lines }\end{gathered}$ | Create a truth table that maps external control lines to the internal mux select lines, with appropriate priorities, and then design the logic to achieve that mapping |




