


ECE 274 Digital Logic – Fall 2008

Implementation


Digital Design 7



THE UNIVERSITY OF
ARIZONA
TUCSON ARIZONA

Digital Design

Chapter 7: Implementation



Slides to accompany the textbook *Digital Design*, First Edition,
by Frank Vahid, John Wiley and Sons Publishers, 2007.
<http://www.ddvahid.com>


Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's *Digital Design* textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as [unannotated pdf](#) versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may [not](#) be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make [printouts](#) of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see <http://www.Abvahid.com> for information.


Introduction

7.1

- A digital circuit design is just an idea, perhaps drawn on paper
- We eventually need to implement the circuit on a physical device
 - How do we get from (a) to (b)?



(a) Digital circuit design



(b) Physical implementation


Note: Slides with animation are denoted with a small red "a" near the animated items

3

Manufactured IC Technologies

7.2


- We can manufacture our own IC
 - Months of time and millions of dollars
 - (1) Full-custom or (2) semicustom
- (1) Full-custom IC
 - We make a *full custom layout*
 - Using CAD tools
 - Layout describes the location and size of every transistor and wire
 - A *fab* (fabrication plant) builds IC for layout
 - Hard!
 - Fab setup costs ("non-recurring engineering", or NRE, costs) high
 - Error prone (several "respins")
 - Fairly uncommon
 - Reserved for special ICs that demand the very best performance or the very smallest size/power



4

Manufactured IC Technologies – Gate Array ASIC


- (2) Semicustom IC
 - "Application-specific IC" (ASIC)
 - (a) Gate array or (b) standard cell
- (2a) Gate array
 - Series of gates already layed out on chip
 - We just wire them together
 - Using CAD tools
 - Vs. full-custom
 - Cheaper and quicker to design
 - But worse performance, size, power
 - Very popular



5

Manufactured IC Technologies – Gate Array ASIC


- (2a) Gate array
 - Example: Mapping a half-adder to a gate array



6

Manufactured IC Technologies – Standard Cell ASIC


- (2) Semicustom IC
 - "Application-specific IC" (ASIC)
 - (a) Gate array or (b) standard cell
- (2b) Standard cell
 - Pre-layed-out "cells" exist in library, not on chip
 - Designer instantiates cells into pre-defined rows, and connects
 - Vs. gate array
 - Better performance/power/size
 - A bit harder to design
 - Vs. full custom
 - Not as good of circuit, but still far easier to design



7

Manufactured IC Technologies – Standard Cell ASIC

- (2b) Standard cell
 - Example: Mapping a half-adder to standard cells




8

Programmable IC Technology – FPGA

7.3


- Manufactured IC technologies require weeks to months to fabricate
 - And have large (hundred thousand to million dollar) initial costs
- Programmable ICs are pre-manufactured
 - Can implement circuit *today*
 - Just download bits into device
 - Slower/bigger/more-power than manufactured ICs
 - But get it today, and no fabrication costs
- Popular programmable IC – FPGA
 - "Field-programmable gate array"
 - Developed late 1980s
 - Though no "gate array" inside
 - Named when gate arrays were very popular in the 1980s
 - Programmable in seconds



9

FPGA Internals: Lookup Tables (LUTs)


- Basic idea: Memory can implement combinational logic
 - e.g., 2-address memory can implement 2-input logic
 - 1-bit wide memory – 1 function; 2-bits wide – 2 functions
- Such memory in FPGA known as Lookup Table (LUT)



10

FPGA Internals: Lookup Tables (LUTs)


- Example: Seat-belt warning light (again)



11

FPGA Internals: Lookup Tables (LUTs)


- Lookup tables become inefficient for more inputs
 - 3 inputs \rightarrow only 8 words
 - 8 inputs \rightarrow 256 words; 16 inputs \rightarrow 65,536 words!
- FPGAs thus have numerous small (3, 4, 5, or even 6-input) LUTs
 - If circuit has more inputs, must partition circuit among LUTs
 - Example: Extended seat-belt warning light system:



12

FPGA Internals: Lookup Tables (LUTs)


- Partitioning among smaller LUTs is more size efficient
 - Example: 9-input circuit



13

FPGA Internals: Lookup Tables (LUTs)


- LUT typically has 2 (or more) outputs, not just one
- Example: Partitioning a circuit among 3-input 2-output lookup tables



14

FPGA Internals: Lookup Tables (LUTs)


- Example: Mapping a 2x4 decoder to 3-input 2-output LUTs



15

FPGA Internals: Switch Matrices


- Previous slides had hardwired connections between LUTs
- Instead, want to program the connections too
- Use switch matrices (also known as programmable interconnect)
 - Simple mux-based version – each output can be set to any of the four inputs just by programming its 2-bit configuration memory



16

FPGA Internals: Switch Matrices


- Mapping a 2x4 decoder onto an FPGA with a switch matrix



17

FPGA Internals: Switch Matrices


- Mapping the extended seatbelt warning light onto an FPGA with a switch matrix
 - Recall earlier example (let's ignore d input for simplicity)



18


FPGA Internals: Configurable Logic Blocks (CLBs)

- LUTs can only implement combinational logic
- Need flip-flops to implement sequential logic
- Add flip-flop to each LUT output
 - Configurable Logic Block (CLB)
 - LUT + flip-flops
 - Can program CLB outputs to come from flip-flops or from LUTs directly



19


FPGA Internals: Sequential Circuit Example using CLBs



20

FPGA Internals: Overall Architecture


- Consists of hundreds or thousands of CLBs and switch matrices (SMs) arranged in regular pattern on a chip



21

FPGA Internals: Programming an FPGA

- All configuration memory bits are connected as one big shift register
 - Known as scan chain
- Shift in "bit file" of desired circuit




This isn't wrong. Although the bits appear as "10" above, note that the scan chain passes through those bits from right to left - so "01" is correct here.

22

Other Technologies


- Simple Programmable Logic Devices (SPLDs)
 - Developed 1970s (thus, pre-dates FPGAs)
 - Prefabricated IC with large AND-OR structure
 - Connections can be "programmed" to create custom circuit
 - Circuit shown can implement any 3-input function of up to 3 terms
 - e.g., $F = abc + a'c'$



23

Programmable Nodes in an SPLD

- Fuse based - "blown" fuse removes connection
- Memory based - 1 creates connection




24

PLD Drawings and PLD Implementation Example

- Common way of drawing PLD connections:

- Uses one wire to represent all inputs of an AND
- Uses "x" to represent connection
 - Crossing wires are not connected unless "x" is present

- Example: Seat belt warning light using SPLD



Two ways to generate a 0 term

25

More on PLDs

- Originally (1970s) known as Programmable Logic Array – *PLA*
 - Had programmable AND and OR arrays
- AMD created "Programmable Array Logic" – "*PAL*" (trademark)
 - Only AND array was programmable (fuse based)
- Lattice Semiconductor Corp. created "Generic Array Logic" – "*GAL*" (trademark)
 - Memory based
- As IC capacities increased, companies put multiple PLD structures on one chip, interconnecting them
 - Become known as Complex PLDs (CPLD), and older PLDs became known as Simple PLDs (SPLD)
- GENERALLY SPEAKING, difference of SPLDs vs. CPLDs vs. FPGAs:
 - SPLD: tens to hundreds of gates, and usually non-volatile (saves bits without power)
 - CPLD: thousands of gates, and usually non-volatile
 - FPGA: tens of thousands of gates and more, and usually volatile (but no reason why couldn't be non-volatile)

26


Technology Comparisons

7.5

TABLE 7.2: Sample % of new implementations in various technologies. Total is more than 100% due to overlap among categories.


Technology	%
Standard cell	55%
Gate array	5%
System-on-a-Chip	30%
Full-custom	10%
CPLD/FPGA	10%
Other	5%

Source: Synopsys, DAC 2002 panel.



27

Technology Comparisons



28