ECE 274 Digital Logic - Fall 2008

Combinational Logic Design using Verilog
Verilog for Digital Design Ch. I\& 2


## AND/OR/NOT Gates <br> Verilog Modules and Ports

 input X,,
output $F ;$
 $\underset{\text { intput } F ;}{\text { input }}$

module $\operatorname{Inv}(\mathrm{X}, \mathrm{F})$; ${ }^{\text {input }}$ output $\mathrm{F}_{\text {; }}$

- module - Declares a new type of component
- Named "And2" in first example above
- Includes list of ports (module's inputs and outputs)

○ input - List indicating which ports are inputs
output - List indicating which ports are outputs

- Each port is a bit - can have value of $O, 1$, or $x$ (unknown value)

Note. Verilog already has built-in primitives for logic gates, but instructive to build them

## AND/OR/NOT Gates

Modules and Ports

module $\operatorname{And2(X,Y,F);~}$

${ }^{x}>0-{ }^{F}$
module $\operatorname{Inv}(\mathrm{X}, \mathrm{F})$;
$\underset{i}{\text { input } X, Y ;}$, ${ }_{\substack{\text { input } \\ \text { output } \\ \mathrm{F} \\ \text {; }}}$

- Verilog has several dozen keywords
- User cannot use keywords when naming items like modules or ports
- module, inpout, and outpout are keywords above

Keywords must be lower case, not UPPER CASE or a MixTure thereof
0 User-defined names - Identifiers

- Begin with letter or underscore (_), optionally followed by any sequence of letters, digits, underscores, and dollar signs (\$)
Valid identifiers: A, X, Hello, JXYZ, B14, Sig432, Wire_23,_F1, F\$2,_Go_\$_\$, _ Inpu
Invalid identifiers: input (keyword), Sab (doesn't start with letter or underscore), 2A (doesn't start with Invalid odentifiers:
Note. Verilog is case sensitive. Sig432 differs from SIG432 and sig432
- We'll initially capitalize identifiers (e.g., Sig432) to distinguish from keywords

VIdd_ch2_And2.V vidd ch2_Or2.V
vldd_ Ch2 $\quad$ Inv, $v$

## AND/OR/NOT Gates

Module Procedures-always

- One way to describe a module's behavior uses an "always" procedure
- always - Procedure that executes repetitively
(
- @ - event control indicating that statements "(XY) execute when values change " $(X, Y)$ " - execute if $X$ changes or $Y$ changes (change known as an event)
- Sometimes called "sensitivity list"
- We'll say that procedure is "sensitive to $X$ and
- " $F<=X \& Y ;$ " - Procedural statement that sets $F$ to AND of $X, Y$
$\circ \&$ is built-in bit AND operator
- $<=$ assigns value to variable
$\square$ reg - Declares a variable data type, which holds its value between assignments - Needed for F to hold value between assignments
Note "reg", short for "register", is an
unfortunate name unt correse name. A reg variable may or may There obviously is no register inside register


## AND/OR/NOT Gates

Modules and Ports

O Q: Begin a module definition for a $4 \times 1$ multiplexor

- Inputs: 13, 12, I1, 10, S1, S0. Outputs: D
module Mux4(I3, I2, I1, I0, S1, So, D);
input $13,12, \mathrm{I1}, \mathrm{I} 0$;
input si , so
outut
in

,
x1 mux

Note that input ports above are separated into two declarations for clarity

module $\operatorname{And2(X,Y,F);~}$
${ }^{\text {input } X, Y ;}$ $\underset{\substack{\text { output } \\ \text { reg } \\ \text {; }}}{ }$
 end
endmodule
vldd_ch2_And2.v gate.

## AND/OR/NOT Gates

Module Procedures-always

- Q: Given that "|" and "~" are built-in operators for OR and NOT complete the modules for a 2 -input OR gate and a NOT gate

module $\operatorname{or} 2(\mathrm{X}, \mathrm{Y}, \mathrm{F})$
input $X, Y$;
output $F ;$
output $F$;
reg $F$;
 end $\mathrm{F} \ll=\mathrm{x} \mid \mathrm{Y}$;
endmodule

$$
{ }^{x}->o^{F}
$$

module $\operatorname{Inv}(\mathrm{X}, \mathrm{F})$;
${ }^{\text {input }} \mathbf{x}$; output
reg $F$;
always
$\mathrm{F} \ll=-\mathrm{x}_{i}$
(
end
endmodule no register inside an AND

## AND/OR/NOT Gates

Simulation and Testbenches - A First Look

## - How does our new module behave?

- Simulation
- User provides input values, simulator generates
utput values
Waveform - graphical depiction of sequence


Simulator generates
Simulator generate output values based

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$

$$
\text { module And2( } \mathrm{X}, \mathrm{Y}, \mathrm{~F} \text { ); }
$$

$$
\begin{aligned}
& \text { input } X, Y ; \\
& \text { output } F ;
\end{aligned}
$$

$$
\begin{aligned}
& \text { output } \\
& \text { reg } F
\end{aligned}
$$

$$
\text { always } @(X, Y) \text { begin }
$$

$$
\begin{aligned}
& \text { always @(X, } Y \text { ) be be } \\
& F<=x \& Y ;
\end{aligned}
$$

end

Simulator

## AND/OR/NOT Gates <br> Simulation and Testbenches

Idea: Create new "Testbench" module tha
provides test vectors to component's inputs

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Testbench();

And2 comptotest (

- HDL testbench
- Module with no ports
initial begin
// Test all

- Declare reg variable for each input port, wire for each output port
- Instantiate module, map variab to ports (more in next section)

endmodule More information on next slides
Note: CompToTest short for Component To Test

AND/OR/NOT Gates
Simulation and Testbenches - A First Look

- Instead of drawing test vectors, user can describe them with HDL



## AND/OR/NOT Gates

Simulation and Testbenches
wire - Declares a net data type, which
does not store its value
oes not store its value
Vs. reg data type that stores value

- Net's value determined by what it is
connected to
initial -procedure that executes at
simulation start, but executes only once
Vs. "always" procedure that also
executes at simulation start, but that
repeats
\# - Delay control - number of time units to delay this statement's execution - "timescale - compilier directive telling compiler that from this point forvard, time unit means 1 ns

Valid time units - $s$ (seconds), ms
(milliseconds)
us (mirroseconds),
(miliseconds), us (microseconds), ns
(nanoseconos),
(femtoseconds (picoseconds), and fs
1 nestiseos - time unit $/$ time precision.
Precision is tor intemal roundict
Precision is for intermal rounding. For our
purposes,
ne recision will be set same as
purposes,
time unit.
Note: We appended " s" to reg/wire identifiers to
distinguish them from ports, though not strictly necessar

## AND/OR/NOT Gates <br> simulation and Testbenches

Provide testbench file to simulator

- Simulator generates waveforms
- We can then check if behavior looks
correct

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$ module Testbench();

And2 Comptotest(X_s, Y_s, F_s);
initial begin
// Test all possible input combinations


end
endmodule


## Combinational Circuits

Component Instantiations

## - Circuit - A connection of modules

$\square$ Also known as structure
A circuit is a second way to describe a module

- vs. using an always procedure, as earlier

Instance - An occurrence of a module in a circuit

- May be multiple instances of a module
- e.g., Car's modules: tires, engine, windows, etc., with 4 tire instances, 1 engine instance 6 window instances, etc.



## Combinational Circuits <br> Module Instantiations



## Combinational Circuits

Module Instantiations

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Beltwarn(K, P, s, w);
input $K, ~ P, ~$
output
,
wire N1, N2;


endmodule


## Combinational Circuits <br> Module Instantiations

- Q: Complete the $2 \times 1$ mux circuit's module instantiations Mux2

1. Start definition of a new 1. Start define)
(Draw desired circuit,
if not already done)
2. Declare nets
for internal wires
3. Create module instances and connect ports
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Mux2(I1, I0, so, D);
input I1, I0;
input so;
output D ;
wire N1, N2, N3;
Inv Inv_1 (so, N1);
 And2 And2_2 ( $\mathrm{I} 1, \mathrm{So}, \mathrm{N} 3$ );
Or2 or2_1 (N2, N3,
O $) ;$
endmodule


## Combinational Circuit Structure

Simulating the Circuit

## Combinational Circuit Structure

Simulating the Circuit

More on testbenches

- Note that a single module instantiation statement used
- reg and wire declarations (K_s, P_s, s_s, W_s) used because procedure cannot access instantiated module's ports directly
- Inputs declared as regs so can assign values (which are held between assignments)
- Note module instantiation statement and procedure can both appear in module
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
nodule Testbench();
reg K_s, P_s, S_s
wire W_s
Beltwarn Comptotest(K_s, P_s, s_s, w_s)
initial begin
K_s $<=0 ;$ P_s $<=0 ;$ s s $<=0 ;$
$\# 10$ K_s $<=0 ;$ P_s $<=1 ; s$,

end ${ }^{\# 11}$
endmodule


## Top-Down Design - Combinational Behavior to Structure

- Designer may initially know system behavior, but not structure
- BeltWarn: $\mathrm{W}=\mathrm{KPS}$
- Top-down design
- Capture behavior, and simulate
- Capture structure (circuit), simulate again
$\square$ Gets behavior right first, unfettered by complexity of creating structure



## Iop-Down Design - Combinational Benavior to

Structure
Always Procedures with Assignment Statements

- How describe behavior? One way: ‘timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$

Use an always procedure

- Sensitive to K, P, and S

Procedure executes only if change occurs on any of those inputs

- Simplest procedure uses one assignment statement
- simulate using testbench (same as shown earlier) to get waveforms
- Top-down design
$\square$ Proceed to capture structure, simulate again using same testbench - result should be the same waveforms
rodule Beltwarn(K, p, s, w)
input K, P, S;
output $W$; output
reg ; reg w ;
 $\xrightarrow[\substack{\text { end } \\ \text { endmodule }}]{W}$




## Iop-Down Design - Combinational Behavior to Structure <br> Procedures with If-Else Statements

Process may use if-else statements

## (a.k.a. conditional statements)

- if (expression)
- If expression is true (evaluates to nonzero value), execute
orresponding statement(s)
- If false (evaluates to 0), execute thent (else part is optional)
Example shows use of operator $==$ $\rightarrow$ logical equality, returns true/false (actually, returns 1 or 0 )
True is nonzero value, false is zero
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
odule Beltwarn(K, P, s, w);
input $K, P, S$;
input k $^{\prime}$,
output
reg
w
$\underset{\text { if }}{\text { always } @(K \& P, S) \text { begin }}$
$\underset{\text { else }}{\mathrm{W}} \mathrm{C=}$;
else $\mathrm{W}<=0$;
end
endmodul


## Iop-Down Design - Combinatıonal Behavior to Structure

Procedures with If-Else Statements

- More than two possibilities

Handled by stringing if-else statements togethe

- Known as if-else-if construct

Example: $4 \times 1$ mux behavior

- Suppose S1SO change to 01
- if's expression is false
- else's statement executes which is an if statement whose expression is true

Note: The following indentation shows if
tatement nesting, but is unconventional:

else

$\underset{\text { else }}{\text { if }}$ if



> timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
> module Mux4(I3, $\mathrm{I} 2, \mathrm{I} 1, \mathrm{I}, \mathrm{S} 1, \mathrm{So}, \mathrm{D})$;

input S1,
output
$D$
reg D;
Suppose always @(13, I2, I1, I0, S1, so)
S1SO $\underbrace{\text { bif }}_{\text {begin }}(\mathrm{S} 1=0 \& \& \mathrm{~S} 0=0)$

 $\underbrace{\text { else }}_{\text {end }} \mathrm{D}<=13 ; \quad{ }_{\& \& ~}^{\text {ent logical AND }}$
\& : bit AND (operands are bits, returns bit) \&\& : logical AND (operands are truefalse values, returns true/false)
vIdd_ch2_MuxaBeh.v

## Iop-Down Design - comidinational Benavior to <br> \section*{Structure}

Procedures with If-Else Statements timescale $1 \mathrm{~ns} / 1 \mathrm{n}$ module $\operatorname{DCd} 2 \times 4(\mathrm{I} 1, \mathrm{I} 0, \mathrm{D} 3, \mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)$;

- Q: Create procedure describing Q: Create procedure describing
behavior of a $2 \times 4$ decoder using if-else-
if construct


2 x 4 decoder not matter.
lacing two statements on one line oes not matter.
To execute multiple statements if expression is true, enclose them between "begin" and "end"
input I1, İ
output D3,
D2,
reg D3, D2, D1, DO
reg D3, D2, D1, DO
always
begin
begin
if
begin
(I1
in
begin $\begin{aligned} & \text { D3 } \\ & \text { D3 } \\ & \text { e }\end{aligned}$


begin $0=0 ; \mathrm{D} 2<=0$;
end
else if ( $I 1==1 \& \& ~$
$10==0$ )
begin $\quad$ D3 $<=0 ; D 2<=1$; D3 $<=0 ; D 2<=1 ;$
D1 $<=0 ; D E=0 ;$ $\rightarrow \begin{gathered}\text { end } \\ \text { else } \\ \text { begin }\end{gathered}$

D $<=1 ;$ D2 $<=0 ;$
D1 $<=0 ; D \theta<=0 ;$

end

Top-Down Design - Combinational Behavior to Structure


Discuss how last else could have been "else if ( $11==1 \& \& 10==1$ ) " ?
F V, 2/22/2007

## TOD-DOVIT DESIgII - Comniolinational BEmaviot Lo Structure <br> Common Pitfall - Missing Inputs from Event Control

Pitfall - Missing inputs from event control's sensitivity list when describing combinational behavior

- Results in sequential behavio
- Wrong $4 \times 1$ mux example - Has memory

No compiler error

- Just not a mux
-timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Mux4(I3, I2, I1, I0, S1, S0, D)
input 13, I2, 11,10 ;
input S1,
output $\mathrm{D} ;$
$\stackrel{\substack{\text { output } \\ \text { reg } 0 ;}}{ }$
always @(S1, so
Reminder
- Combinational behavior: Output value is purely a function of the present input values
Sequential behavior: Output
value is a function of present past input values, i.e., the system has memory
begin ( $\mathrm{S} 1=-0$ \&\& $\mathrm{s} 0=0$ )
if
if ( $\mathrm{S} 1==0$ \&
$\mathrm{D}<=\mathrm{IO} ;$
else if

else if ( $\mathrm{s} 1==1 \& \& \mathrm{~s} 0=0$ )


$\stackrel{\text { end }}{\text { endmodule }}$


## TOP-LOVITVESIgIT - COIniolnalional Belnaviol LO <br> Structure <br> Common Pitfall - Missing Inputs from Event Control

Verilog provides mechanism to help avoid this pitfall

- @* - implicit event control expression
- Automatically adds all nets and variables that are read by the controlled statement or
dule Mux4(I3, I2, I1, I0, S1, S0, D); statement group
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
- Thus, @* in example is equivalent to
@(S1,S0,10,11,12,13)

input S1,
output
reg
D
- @(*) also equivalent
always $@^{*}$.
begin

$$
\begin{aligned}
& \left.\begin{array}{l}
\text { always } \left.@^{*}\right) \\
\text { begin } \\
\text { if ( } \mathrm{S} 1==0
\end{array}\right) \text { \& } \mathrm{s}==0 \text { ) }
\end{aligned}
$$

end
endmodule


## Top-Down Design - Combinational Behavior to Structure

## Common Pitfall - Output not Assigned on Every Pass

- Same pitfall often occurs due to not considering all possible input combinations


## Hierarchical Circuits

Using Modules Instances in Another Module

- Module can be used as instance in a new module
- As seen earlier: And2 module used as instance in BeltWarn module
- Can continue: BettWarn module can be used as instance in another module - And so on
- Hierarchy powerful mechanism for managing complexity



## Hierarchical Circuits

Using Module Instances in Another Module
o 4-bit 2x1 mux example

`timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Mux2(I1, Io, so, D)
input I1, I0;
input so;
input so;
output $\mathrm{D} ;$
wire N1, N2, N3

 endmodule

## Hierarchical Circuits <br> Using Module Instances in Another Module

- 4-bit $2 \times 1$ mux example


VIdd_ch2_Mux2_4bStruct.v

## Built-In Gates

- We previously defined AND, OR, and NOT gates
- Verilog has several built-in gates that can be instantiated
- and, or, nand, nor, xor, xor
- One output, one or more input
- The output is always the first in the list of port connections
- Example of 4 -input AND
and al (out, in1, in2, in3, in4)
- not is another built-in gate

Earlier BeltWarn example using built-in
gates
$\square$ Note that gate size is automatically determined by the port connection list
timescale $1 \mathrm{~ns} / 1 \mathrm{n}$
module Beltwarn(K, P, s, w);
input $K, P$, $s, ~$
output $W$;
output W;
and And_1(N1, $\mathrm{K}, \mathrm{P}$ )

endmodul

