ECE 274 Digital Logic - Fall 2008

Introduction to Sequential Logic, Basic
Storage Element
Digital Design 3.1-3.2





Sequential Logic Design
Example Needing Bit Storage
o Flight attendant call button - Press call: light turns on

- Stays on after button released
- Press cancel: light turns off
- Logic gate circuit to implement this?


Doesn't work. $\mathrm{Q}=1$ when Call=1, but doesn't stay 1 when Call returns to 0 Need some form of "feedback" in the circuit



## Sequential Logic Design

Simple Example Using SR Latch for Bit Storage

## o SR latch can serve as bit

 storage in previous example of flight-attendant call button

- Call=1 : sets Q to 1
- $Q$ stays 1 even after Call $=0$
- Cancel=1 : resets Q to 0
o But, there's a problem...


Sequential Logic Design
SR Latch

- What value with the output Q have at the indicated time?

1. $\mathbf{1}$
2. 0
3. Neither
4. Either

$\overline{R=1}$

## Sequential Logic Design <br> Problem with SR Latch

## Sequential Logic Design <br> Problem with SR Latch

## - Problem

- If $\mathrm{S}=1$ and $\mathrm{R}=1$ simultaneously, we don't know what value Q will take


Q may oscillate. Then, because one path will be slightly longer than the other, Q will eventually settle to 1 or 0 - but we don't know which.

Problem not just one of a user pressing two buttons at same time
o Can also occur even if SR inputs come from a circuit that supposedly never sets $S=1$ and $R=1$ at same time
$\square$ But does, due to different delays of different paths


The longer path from X to R than to S causes $\mathrm{SR}=11$ for
short time - could be long enough to cause oscillation


## Sequential Logic Design <br> Solution: Level-Sensitive SR Latch

- Add enable input "C" as show
- Only let S and R change when $\mathrm{C}=0$

Enure circuit in front of SR never sets $\mathrm{SR}=11$, except briefly due to path delays

- Change C to 1 only after sufficient time for S and R to be stable
- When $C$ becomes 1 , the stable $S$ and $R$ value passes through the two AND gates to the SR latch's S1 R1 inputs.


Sequential Logic Design
Clock Signals for a Latch


How do we know when it's safe to set $\mathrm{C}=1$ ?
$\square$ Most common solution -make $C$ pulse up/down
$C=0$ : Safe to change $X, Y$
We'll see how to ensure that later

- Clock signal -- Pulsing signal used to enable latches
- Because it ticks like a clock
- Sequential circuit whose storage components all use clock signals: synchronous circuit
- Most common type

Asynchronous circuits - important topic, but left for
advanced course advanced course

## Sequential Logic Design

Clock Signal Terminology


- Clock period
- Time interval between pulses
- Above signal: period $=20 \mathrm{~ns}$
- Clock cycle
- Oone such time interval - Above signal shows 3.5 clock cycles

Clock frequency

- 1/period
- Above signal: frequency $=1 / 20 \mathrm{~ns}=50 \mathrm{MHz}$
- $1 \mathrm{~Hz}=1 / \mathrm{s}$


## Sequential Logic Design <br> Level-Sensitive D Latch

- SR latch requires careful design to ensure SR=11 never occurs
- D latch relieves designer of that burden
$\square$ Inserted inverter ensures R always opposite of $S$




## Sequential Logic Design

Problem with Level-Sensitive D Latch

- D latch still has problem (as does SR latch)
- When $\mathrm{C}=1$, through how many latches will a signal travel?
- Depends on for how long $\mathrm{C}=1$
- Clk_A -- signal may travel through multiple latches
- Clk_B -- signal may travel through fewer latches
- Hard to pick $C$ that is just the right length
- Can we design bit storage that only stores a value on the rising edge of

ak_A $\longrightarrow \square$
वk_B $\quad \square$


## Sequential Logic Design

D Flip-Flop

- Flip-flop: Bit storage that stores on clock edge, not level - One design -- master-servant
- Two latches, output of first goes to input of second, master latch has inverted clock signal
- So master loaded when $\mathrm{C}=0$, then servant when $\mathrm{C}=1$
- When $C$ changes from 0 to 1 , master disabled, servant loaded with value that was at $D$ just before $C$ changed -- ie, value at D during rising edge of C



## Sequential Logic Design <br> D Flip-Flop

The triangle means clock nigut, edg riggered

rising edges

$$
{ }_{c \mid k}^{\prime} \square \square
$$

falling edges

$$
{ }_{c \mid k} \square \square \square
$$

## Sequential Logic Design

D Flip-Flop

- Solves problem of not knowing through how many latches a signal travels when $\mathrm{C}=1$
- In figure below, signal travels through exactly one flip-flop, for Clk_A or Clk_B
$\square$ Why? Because on rising edge of Clk, all four flip-flops are loaded simultaneously -- then all four no longer pay attention to their input, until the next rising edge. Doesn't matter how long Clk is 1.



## Sequential Logic Design <br> D Latch vs. D Flip-Flop

- Latch is level-sensitive: Stores D when C=1
- Flip-flop is edge triggered: Stores $D$ when $C$ changes from 0 to 1
- Saying "level-sensitive latch," or "edge-triggered flip-flop," is redundant
- Two types of flip-flops -- rising or falling edge triggered.
- Comparing behavior of latch and flip-flop:



## Sequential Logic Design <br> Bit Storage Summary




