


+ FSM shown without error checking states/conditions for bus errors (ie. this is an incompletely specified FSM)

Memory Mapped Registers:

blk1-mem-addr:
blk2-mem-addr
saddr

Local Registers:

blk1: 64 entry array of 8-bit values
i.e. unsigned char blk1[64]
(C example declaration)



Performance Estimation (Worst Case): Simple

$$\text{Time}_{HW} = \text{Execs} * (32 + 64 + 32 + 64)$$

↓ ↓
cycles waiting for access to bus

$$= 328,014 * 192$$

$$= 62,978,688 \text{ cycles}$$

$$\text{Time}_{comm} = \text{Execs} * (33 + 33 + 33)$$

$$= 328,014 * 99$$

$$= 32,473,386 \text{ cycles}$$

$$\text{Time}_{HW+SW} = (805,306,125 - 528,961,275) * 1.5 + 62,978,688 + 32,473,386$$

$$= 509,969,349 \text{ cycles}$$

$$S_{HW+SW} = \underline{\underline{2.37X}}$$

Performance Estimation (worst case): Efficient

In the worst case (or near worst case) the bus request can take 32 cycles for the acknowledge!

$$\begin{aligned} \text{Time}_{HW} &= \text{Execs} * (32 + 4 + 32 + 4) \\ &= 324014 * 5.54 (12) \\ &= 130,838,224 \text{ cycles} \end{aligned}$$

$$\begin{aligned} \text{Time}_{comm} &= \text{Execs} * (33 + 33 + 33) \\ &= 328004 * 5.54 (49) \\ &= 179,902,554 \text{ cycles} \end{aligned}$$

$$\begin{aligned} \text{Time}_{HW+SW} &= 414,517,275 + 130,838,224 + 179,902,554 \\ &= 725,258,058 \text{ cycles} \end{aligned}$$

$$S = \frac{1,207,454,187}{725,258,058} = \underline{\underline{1.674}} \text{ (worst case)}$$

Note: Communication dominates HW/sw execution, i.e. $\text{Time}_{comm} > \text{Time}_{HW}$

How can we further improve performance given bus latency?