


HW/SW codesign: Design of complex systems incorporating software executing on a processor and dedicated hardware processing components (referred to as coprocessors)


Overview of Design Flow (one method):



HW/SW Partitioning: Partition an application (typically SW) into a HW part and a SW part.  
 - Several possible design implementations

1. Loosely coupled coprocessor

- + simple communications: shared memory
- + coprocessor has direct access to memory
- communication overhead between uP and coprocessor




## 2. Tightly-Coupled Coprocessor

- + direct communication between  $\mu P$  and coprocessor
- only has access to data through  $\mu P$



or



## 3. Instruction Set Extensible Processor (custom ASIP)


+ no communication, coprocessors directly integrated w/in  $\mu P$  as instructions

- only has access to data in register file
- instructions may affect processor performance (e.g. frequency, pipeline stages)



Example: brev application

- Profile: Total instructions: 4,152,159  
 Main Loop: 4,132,000 (99.5% of exec. time)  
 CPI: 1.243




- Processor and HW have same operating frequency
- single cycle memory access
- one read and one write port (independent)

2. Want to partition to HW:

choose innermost loop (common approach)

3. Partition to HW (FSMD - Finite State Machine with Data)

Focus on algorithm (not memory and conn.)




FSMD:


- same semantics as FSM but can include data in the form of local registers and multibit  $\geq 0$
- transition conditions can be complex logical expressions
- must distinguish between current value and value being assigned (registers and multibit output not updated until next rising clock edge)
- can use Mealy and Moore

# Memory Interface:


- Access Port Types: Read Port



Write Port:



Read/Write Port:





- Access Time: single-cycle, multi-cycle, read vs. write times

- Burst modes: First access takes more time compared to sequential accesses

- related to bus protocol but can be independent


modify FSM to use memory interface:



communication: what do we need to communicate?

- s base addr
- d base addr
- start signal (need to transfer control of bus to HW coprocessor)

$wr == 1$  &&  $waddr == S\_BASE\_ADDR / \underline{saddr} = vdata$



4. Modify sw to communicate with HW

```
for (i=0; i < Loops; i++)
    for (s=src, d=dst; s; s+=4, d+=4)
        for (j=0; j < 4; j++) {
            *hw_sptr = s;
            *hw_dptr = d;
            *hw_startptr = 1;
            wait for Intr();
        }
    }
```

```
hw_sptr = S_BASE_ADDR
hw_dptr = D_BASE_ADDR
hw_startptr = START_BASE_ADDR
```

3. Estimate Performance

$$Time_{sw} = \#instructions * CPI$$

$$Time_{HW/sw} = Time_{sw} - Time_{sw(loop)} + Time_{HW} + Time_{comm}$$

$$Time_{HW} = Execs. * Cycles_{exec.}$$

$$Time_{comm} = Execs. * (Cycles_{wait} + Cycles_{sync.})$$

$$Time_{sw} = 4,152,159 * 1.243 = 5,161,133$$

$$\begin{aligned}
 Time_{HW/sw} &= Time_{sw} - Time_{sw(loop)} + Time_{HW} + Time_{conn} \\
 &= 5,161,133 - (4,152,000 * 1.243) + Time_{HW} + Time_{conn} \\
 &\quad (5,136,076) \\
 &= 25,057 + Time_{HW} + Time_{conn}
 \end{aligned}$$

$$\begin{aligned}
 Time_{HW} &= 16,000 * (1 + 482 + 1) \\
 &= 16,000 * 484 \\
 &= 7,744,000
 \end{aligned}$$

$$= 25,057 + 160,000 + Time_{conn}$$

$$\begin{aligned}
 Time_{conn} &= 16,000 * (3 + 0) \\
 &= 48,000
 \end{aligned}$$

Notes: Cycle sync already included in  $Time_{HW}$

$$= 25,057 + 160,000 + 48,000$$

$$= 233,057$$

$$Speedup_{HW/sw} = \frac{Time_{sw}}{Time_{HW}} = \frac{5,161,133}{233,057} = \boxed{22.1x}$$

5. Does this meet our goals?