


- + PSMO shown without error checking states/conditions
for bus errors (i.e. two, is an incompletely specified FSA)




Memory mapped Registers:


Blk1-mem-addr:
Blk2-mem-addr
SAD

Local Registers:

blk1: 64 entry array of 8-bit values
i.e. unsigned char blk1[64]
(C example declaration)



NetRd_src_rdy_n'



NetCndtAck

$$\begin{aligned} \text{NetRd_src_rdy_n} = 0 &/ \quad \text{SAD} = \text{SAD} + \text{ABSDIFF}(\text{NetRd_d}[7:0], \text{blk1}[index+0]) + \\ &+ \text{ABSDIFF}(\text{NetRd_d}[15:8], \text{blk1}[index+1]) + \\ &+ \text{ABSDIFF}(\text{NetRd_d}[23:16], \text{blk1}[index+2]) + \\ &+ \text{ABSDIFF}(\text{NetRd_d}[31:24], \text{blk1}[index+3]) \end{aligned}$$

$$\text{index} = \text{index} + 4$$

NetRd_src_rdy_n' / done = 1

Performance Estimation (Best Case):

In the best case, the request for the blk1 and blk2 read take 2 cycles to receive the acknowledge and four cycles total for each blk status read.

$$\text{Time}_{\text{hw}} = \text{Execs} * (2 + 4 + 2 + 4)$$

↑ ↑
 Readblk1 Comp
 ↓
 Readblk1bit

$$= 328014 + 5.54 * (12)$$

$$= 21806370 \text{ cycles}$$

$$\text{Time}_{\text{comm}} = \text{Execs} * (3 + 3 + 3)$$

↑ ↓
 blk2-mem-addr blk1-mem-addr
 ↓ ↓
 saddr saddr

$$= 328014 + 5.54 * (4)$$

$$= 16,354,774 \text{ cycles}$$

$$\text{Time}_{\text{sw}} = 805,306,125 + 1.5 = 1,207,959,187 \text{ cycles}$$

$$\text{Time}_{\text{hw/sw}} = 805,306,125 + 1.5 + 528,941,275 + 1.5 + 21,806,370 + 16,354,774$$

$$= 414,517,275 + 21,806,370 + 16,354,774$$

$$= 452,678,424 \text{ cycles}$$

$$S = \frac{1,207,959,187}{452,678,424} = \underline{\underline{2.67 \times (\text{best case})}}$$

Software:

```
for (j>0; j<16; j++) {
```

```
*blk1-mem-addr = blk1 + j*16;  
*blk2-mem-addr = blk2 + j*16;
```

```
waitForData();
```

```
is += +saddr;
```

```
if (s >= distlim) break;
```

```
}
```

Performance Estimation (worst case):

In the worst case (or near worst case) the bus request can take 32 cycles for the acknowledgement.

$$\begin{aligned} \text{Time}_{\text{HW}} &= \text{Execs} \times (32 + 4 + 32 + 4) \\ &= 32,4014 \times 5.54 (72) \\ &= 130,838,224 \text{ cycles} \end{aligned}$$

$$\begin{aligned} \text{Time}_{\text{comm}} &= \text{Execs} \times (33 + 33 + 33) \\ &= 32,8014 \times 5.54 (99) \\ &= 179,402,559 \text{ cycles} \end{aligned}$$

$$\begin{aligned} \text{Time}_{\text{HW/SW}} &\approx 414,517,275 + 130,838,224 + 179,402,559 \\ &= 725,258,058 \text{ cycles} \end{aligned}$$

$$S = \frac{1,207,454,187}{725,258,058} = \underline{\underline{1.674}} \text{ (worst case)}$$

Note: Communication dominates HW/SW execution, i.e. $\text{Time}_{\text{comm}} \gg \text{Time}_{\text{HW}}$

How can we further improve performance given bus latency?