


HW/SW codesign: Design of complex systems incorporating software executing on a processor and dedicated hardware processing components (referred to as coprocessors)


Overview of Design Flow (one method):



HW/SW Partitioning: Partition an application (typically SW) into a HW part and a SW part  
 - Several possible design implementations

### 1. Loosely coupled coprocessor

- + simple communication: shared memory
- + coprocessor has direct access to memory
- communication overhead between AP and coprocessor




## 2. Tightly-Coupled Coprocessor

- + direct communication between uP and coprocessor
- only has access to data through uP



or



## 3. Instruction Set Extensible Processor (custom ASIP)

- + no communication, coprocessors directly integrated w/in uP via instructions
- only has access to data in register file
- instructions may affect processor performance (e.g. frequency, pipeline stages)




Example: brcv application

1. Profile: Total Instructions: 4,152,159

Main Loop: 4,132,000 (99.5% of exec. time)

CPI: 1.243



2. Let's partition to HW:

choose innermost loop (common approach)


3. Partition to HW (FSMD - Finite State Machine with Data)

- processor and HW have same operating frequency

- single cycle memory access

- one read and one write port (independent)

Focus on algorithm (not memory and comm.)



FSMD:

- same semantics as FSM but can include data in the form of local registers and multibit  $\geq 0$


- transition conditions can be complex logical expressions

- must distinguish between current value and value being assigned (registers and multibit output not updated until next rising clock edge)


- can mix Mealy and Moore

## Memory Interface:


- Access Port Types: Read Port



Write Port:



Read/Write Port:





- Access Time: single-cycle, multi-cycle, read vs. write times

- Burst modes: First access takes more time compared to sequential addresses

- related to bus protocol but can be independent

Modifying FSM to use memory interface:




Communication: what do we need to communicate?

- base addr

- d base addr

- start signal (need to transfer control of bus to hw coprocessor)



4. Modify SW to communicate with HW

```

for (i=0; i < Loops; i++)
  for (s=src, d=dst; *s; s+=4, d+=4)
    for (j=0; j<4; j++) {
      *hw-sptr = s;
      *hw-dptr = d;
      *hw-startptr = 1;
      waitForIntr();
    }
  
```

$hw\_sptr \leftarrow S\_BASE\_ADDR$   
 $hw\_dptr \leftarrow D\_BASE\_ADDR$   
 $hw\_startptr \leftarrow START\_BASE\_ADDR$

3. Estimate Performance

$$Time_{sw} = \#instructions * CPI$$

$$Time_{HW/sw} = Time_{sw} - Time_{sw(Loop)} + Time_{HW} + Time_{comm}$$

$$Time_{HW} = \text{Excs.} * \frac{\text{Cycles}}{\text{Excc.}}$$

$$Time_{comm} = \text{Excs.} * (\text{Cycles}_{init} + \text{Cycles}_{sync.})$$

$$Time_{sw} = 4,152,159 + 1.2432 = 5,161,133$$

$$\begin{aligned} Time_{hw/sw} &= Time_{sw} + Time_{sw(\text{loop})} + Time_{hw} + Time_{conn} \\ &= 5,161,133 - (4,152,000 + 1.243) + Time_{hw} + Time_{conn} \\ &\quad (5,136,076) \end{aligned}$$

$$\begin{aligned} Time_{hw} &= 16,000 * (1 + 482 + 1) \\ &= 16,000 * 494 \\ &= 160,000 \end{aligned}$$

$$= 25057 + 160,000 + Time_{conn}$$

$$\begin{aligned} Time_{conn} &= 16,000 * (3 + 0) \\ &= 48,000 \\ &= 25057 + 160,000 + 48,000 \\ &= 233,057 \end{aligned}$$

Note: Cycles<sub>sync</sub> already included in Time<sub>hw</sub>

$$\text{Speedup}_{hw/sw} = \frac{Time_{sw}}{Time_{hw}} = \frac{5,161,133}{233,057} = \boxed{22.1X}$$

5. Does this meet our goals?