

PRACTICE PROBLEM SET 4

Behavioral Synthesis


- Identify which of the following algorithms is an unconstrained scheduling algorithm.
 - ASAP
 - ALAP
 - Hu
 - LIST_L
 - none of the above

- Which of the following is a latency-constrained scheduling algorithm?
 - ASAP
 - Simulated Annealing
 - LIST_L
 - Graph Coloring
 - ALAP


- Which of the following correspond to a phase of technology mapping?
 - Decomposition
 - Prime Implicant Generation
 - Covering
 - Reduce
 - Irredundant

- What is the mobility of node 7 in Figure 1?
 - 0
 - 1
 - 2
 - 3
 - 4


- Which of the following provide canonical representations?
 - ROBDDs (reduced, ordered BDDs)
 - Sum-of-products
 - Truth table
 - Essential prime implicants
 - Sum-of-minterms




6. Determine the mobility of each node in the sequencing graph below.




7. Utilizing Hu's algorithm, schedule the sequencing graph below assuming $a = 2$. Assume all operations require 1 cycle.



8. Utilizing the LIST_L algorithm, schedule the sequencing graph below assuming 2 multipliers and 1 ALU is available. Assume multiply operations require 2 cycles and ALU operations require 1 cycle.




9. Utilizing the LIST_L algorithm, schedule the sequencing graph below assuming 2 multipliers and 1 ALU is available. Assume multiply operations require 2 cycles and ALU operations require 1 cycle. Show your work illustrating each iteration of the algorithm, as well as the final scheduled graph.




10. For the following sequencing graph

- Create a compatibility graph for the following sequencing graph. Perform resource binding using the clique partitioning method.
- Create a conflict graph, perform resource binding using the graph coloring method
- Which method yields better results?



11. Given a high-level state machine below, create two different designs: one design optimized for minimum circuit speed and one design optimized for minimum circuit size. Be sure to clearly indicate the component allocation, operator binding, and operator scheduling used to design the two circuits.

- Design optimized for minimum circuit speed.
- Design optimized for minimum circuit size.



12. Given the sequencing graph in Fig. 3, utilize the LIST_R algorithm to determine the minimum number of multipliers and ALUs needed assuming

- (a) A latency constraint of 4
- (b) A latency constraint of 5




Fig 3. Gs(V,E) used in Problem 4.

13. (Force-Directed Scheduling) Assuming a latency of 4, find the following for the sequencing graph providing in Fig. 4

- (a) Time frame and width
- (b) Operation/Resource Probability
- (c) Forces for node 4
- (d) Forces for node 7

Fig 4. Gs(V,E) used in Problem 5.

