


Conflict Graph for each Resource:

Multiplics:



Alu 5:



Interval Graphs for scheduled Sequencing Graph:

Intervals $I = \{ [l_j, r_j] ; j = 1, 2, \dots, |I| \}$ $l_j =$ left edge
 $r_j =$ right edge

Given ~~conflict~~ scheduled sequencing graph, create a set of intervals for each resource type:

for each v_i , create interval with $l_j =$ start time of v_i and $r_j =$ end time of v_i

Multipliers:
 $[1, 2], [1, 2], [2, 3], [2, 3], [3, 4], [3, 4]$
 $v_1 \quad v_2 \quad v_3 \quad v_4 \quad v_3 \quad v_4$

↳ captures same information as conflict graph, and supports multicycle latencies

LEFT-EDGE algorithm can optimally find vertex coloring for intervals

LEFT-EDGE(C) {

 sort elements of I in a list L in ascending order of l_i

$c = 0$

 while (some interval has not been scheduled) {

$S = \emptyset$

$r = 0$ // initialize coordinate of rightmost edge in S

 while (\exists an element in L whose left edge $l_i \geq r$) {

$s =$ first element in L with $l_s \geq r$

$S = S \cup \{s\}$

$r = r_s$

 remove s from L


 }

$c = c + 1$

 label elements of S with color c

}

Sched Intervals for Multiplexers:



LEFT-EDGE:

$L = v_1, v_2, v_3, v_6, v_7, v_8$
 $c = 0$

$s = \{\}$
 $r = 0$

I $s = v_1$
 $s = \{v_1\}$
 $r = 1$

II $s = v_3$
 $s = \{v_1, v_3\}$
 $r = 2$

III $s = v_7$
 $s = \{v_1, v_3, v_7\}$
 $r = 3$

$c = 1$
 $c_1 = 1, c_3 = 1, c_7 = 1$
 $L = \{v_2, v_6, v_8\}$

$s = \{\}$
 $r = 0$

IV $s = v_2$
 $s = \{v_2\}$
 $r = 1$

V $s = v_6$
 $s = \{v_2, v_6\}$
 $r = 2$

VI $s = v_8$
 $s = \{v_2, v_6, v_8\}$
 $r = 3$

$c = 2$
 $c_2 = 2, c_6 = 2, c_8 = 2$
 $L = \{\}$

Intervals for ALUs:

$[1,2]$, $[2,3]$, $[3,4]$, $[4,5]$, $[4,5]$
 v_{10} , v_{11} , v_{12} , v_{15} , v_{17}

Sorted Intervals for ALUs:



LEFT-EDGE:

$L = v_{10}, v_{11}, v_{12}, v_{15}, v_{17}$

$c = 0$

$s = \emptyset$

$r = 0$

\square $s = v_{10}$
 $s = \{v_{10}\}$
 $r = 2$


\square $s = v_{11}$
 $s = \{v_{10}, v_{11}\}$
 $r = 3$

\square $s = v_{12}$
 $s = \{v_{10}, v_{11}, v_{12}\}$
 $r = 4$

\square $s = v_{15}$
 $s = \{v_{10}, v_{11}, v_{12}, v_{15}\}$
 $r = 5$


$c = 1$
 $c_{10} = 1, c_{11} = 1, c_{12} = 1, c_{15} = 1$

$L = \{v_{17}\}$



Multicycle Latencies:


Multiplexer: 2 cycles
ALU: 1 cycle



Scheduled sequencing graph from LISTL

Register Shortage:

- Edges within scheduled sequencing graph are variables that must be stored within registers
- Registers can be shared, just like resources
- Each variable has a lifetime that is an interval from its birth to its death, where the birth is the time a value is generated and death is the last time that variable is used



- Intervals:
- $z_1 = [1, 2]$
 - $z_2 = [1, 2]$
 - $z_3 = [2, 3]$
 - $z_4 = [2, 3]$
 - $z_5 = [3, 4]$
 - $z_6 = [3, 4]$

Sched Intervals



- Use vertex coloring (LEFT-EDGE) to determine register binding

coloring

$c_{z_1} = 1, c_{z_3} = 1, c_{z_5} = 1$
 $c_{z_2} = 2, c_{z_4} = 2, c_{z_6} = 2$

Need 2 registers