| ECE 474A/57A <br> Computer-Aided Logic Design |
| :--- |
| REVIEW |
| Sequential Logic and RTL Design |
|  |
|  |



FSM Example: Three-Cycles High Laser Timer

- State Diagram or Finite-State Machine (FSM)
- A way to describe desired behavior of
sequential circuit
- List states, and transitions among states
- Laser Timer

When button pressed $(b=1)$, turn laser on ( $x=1$ ) for 3 clock cycles

- Four states
- Off state
- Keep laser turned off

When $\mathrm{b}=1$ and rising clock edge ( $\mathrm{b} \bullet \mathrm{ck}^{\wedge}$ ), transition

to Onl state

- On1 state
- Turns laser on ( $\mathrm{x}=1$ )

On next rising clock edge (clk^) transition to On2

- On2/On3 state
- Also turns laser on ( $\mathrm{x}=1$ )
- Transitions on next rising clock edge

| gita Dosign |
| :---: |
| Compant 2006 | $\qquad$



State off off off off of On1 1 On 2 On3 off
Outputs



| (Condensed) Controller Design Process |  |  |
| :---: | :---: | :---: |
|  | Step | Description |
| Step 1: | Capture the FSM | Create an FSM (state diagram) that describes the desired behavior of the circuit |
| Step 2: | Create the architecture | Create the standard architecture by using a state register of appropriate width, and combinational logic with inputs being the state register bits and the FSM inputs, and outputs being the next state bits and the FSM outputs |
| Step 3: | Encode the states | Assign a unique binary number to each state. Each binary number representing a state is know as an encoding. Any encoding will do as long as they are unique. |
| Step 4: | Create the state table | Create a truth table for the combinational logic such that the logic will generate the correct FSM output and next state signals. Ordering the inputs with state bits first make the truth table describe the state behavior, giving us a state table. |
| Step 5: | Implement the combinational logic | Implement the combinational logic using any method. |
|  |  | ECE 474a/575a |

Controller Design: Laser Timer (Cont')

- Step 3: Encode the states
- Any encoding with each state unique will work
- Step 4: Create state table
- Done this already


ECE 474a/575a


| FSM Formal Definition |  |
| :---: | :---: |
| - FSM defined by quintuple <br> - $M=\left(\Sigma, \Gamma, S, \delta, \lambda, s_{0}\right)$ <br> - $\Sigma$ is the input alphabet <br> - $\Gamma$ is the output alphabet <br> - $S$ is a finite set of states <br> - $\delta$ is the transition function, $\delta: \mathrm{X} \times \mathrm{S} \rightarrow \mathrm{S}$ <br> - Given and input and state, what is the next state <br> - $\lambda$ is the output function, $\lambda: S \rightarrow Y$ <br> - Mealy FSM, $\lambda: \mathrm{XxS} \rightarrow \mathrm{Y}$ <br> - $S_{0}$ is the initial state | Inputs: b Outputs: $x$ |
| Digital Design Copyright 22006 Frank Vahid ECE 474a/575a |  |




## ECE 474A/57A <br> Computer-Aided Logic Design

## Register-Transfer Level (RTL) Design


ECE 474af55a

| RTL Design Method |  |  |
| :---: | :---: | :---: |
| Step |  | Description |
| Step 1: | Capture the high-level FSM | Describe the system's desired behavior as a high-level state machine. The state machine consists of states and transitions. The state machine is "high-level" because the transition conditions and the state actions are more than just Boolean operations on bit inputs and outputs |
| Step 2: | Create a datapath | Create a datapath to carry out the data operations on the high-level state machine |
| Step 3: | Connect the datapath to the controller | Connect the datapath to the controller block. Connect external Boolean inputs and output to the controller block |
| Step 4: | Derive the controller's FSM | Convert the high-level state machine to a finite-state machine (FSM) for the controller, by replacing data operations with setting and reading of control signals to and from the datapath |
|  |  | ECE 474a/575a |

## RTL Design Method

Soda Dispenser Example

- Soda dispenser
- c: bit input, 1 when coin deposited
- a: 8-bit input having value of deposited coin

- d: bit output, processor sets to 1 when total value of deposited coins equals or exceeds cost of a soda


How can we precisely describe this processor's behavior?
 ECE 474a575a


## RTL Design Method <br> FSM vs. High-level FSM

- Created a high-level FSM, not an FSM, because

Inputs: c (bit), a (8 bits), s(8 bits)
Outputs: d (bit)
Local registers: tot (8 bits)

- Multi-bit (data) inputs $a$ and $s$
- Local register tot
- Data operations tot $=0$, tot $<s$, tot $=t o t$ $+a$.
- High-level state machines are useful,
- Data types beyond just bits
- Local registers
- Arithmetic equations/expressions


## RTL Design Method

Soda Dispenser - Step 3: Connect the datapath to a controller

- Step 3: connect datapath to controller
- Controller's inputs
- External input $c$ (coin detected)
- Input from datapath comparator's output, which we named tot_/t_s
- Controller's outputs
- External output $d$ (dispense soda)
- Outputs to datapath to load and clear the tot register


ECE 474a575a



Laser-Based Distance Measurer
Step 1 : Capture a high-level state machine


- Inputs/outputs
- B: bit input, from button to begin measurement
- L: bit output, activates laser
- $S$ : bit input, senses laser reflection
- D: 16 -bit output, displays computed distance

CE 474a/575



Laser-Based Distance Measurer
Step 1 : Capture a high-level state machine
Inputs: $\mathrm{B}, \mathrm{S}(1$ bit each)
Outputs: L (bit), D (16 bits)
Local Registers: Dctr (16 bits)

- Stay in $\mathbf{S 3}$ until sense reflection (S)
- To measure time, count cycles for which we are in S3
- To count, declare local register Dctr
- Increment Dctr each cycle in $\mathbf{S 3}$
- Initialize Dctr to 0 in $\mathbf{S 1}$. $\mathbf{S 2}$ would have been O.K. too
 ECE 474a575a



## Laser-Based Distance Measurer

Step 2: Create a Datapath

- Datapath must
- Implement data storage
- Implement data computations
- Look at high-level state machine, do three substeps
a) Make data inputs/outputs be datapath inputs/outputs
b) Instantiate declared registers into the datapath (also instantiate a register for each data output)
c) Examine every state and transition, and instantiate datapath components and connections to implement any data computations
 ECE 474a/575a


## Laser-Based Distance Measurer


 CE 474a/575a



| Video Compression - Sum of Absolute Differences |
| :---: |
| - Want fast sum-of-absolute-differences (SAD) component <br> - When $g o=1$, sums the differences of element pairs in arrays $A$ and $B$, outputs that sum |
|  |
|  |





RTL Design Pitfalls and Good Practice

- Common pitfall: Assuming register is update in the state it's written
- Example
- Final value of $Q$ ? Final state?
- Answers may surprise you
- Value of $Q$ unknown
- Final state is $\mathbf{C}$, not $\mathbf{D}$
- Why?
- State A: $R=99$ and $Q=R$ happen simultaneously
- State B: $R$ not updated with $R+1$
until next clock cycle simultaneously with state register being updated

 ECE 474a/575a

Determining Clock Frequency

- Designers of digital circuits often want fastest performance
- Means want high clock frequency
- Frequency limited by longest register-to-register delay
- Known as critical path
- If clock is any faster, incorrect data may be stored into register
- Longest path on right is 2 ns

Ignoring wire delays, and register setup and hold times, for simplicity

 CE 474a/575


A Circuit May Have Numerous Paths

- Paths can exist
- In the datapath
- In the controller
- Between the controller and datapath
- May be hundreds or thousands of paths
- Timing analysis tools that evaluate all possible paths automatically very helpful




Critical Path Considering Wire Delays

- Real wires have delay too
- Must include in critical path
- Example shows two paths
- Each is $0.5+2+0.5=3 \mathrm{~ns}$
- Trend
- 1980s/1990s: Wire delays were tiny
compared to logic delays
- But wire delays not shrinking as fast as logic
delays
delays
- Wire d
delays
- Must also consider register setup and hold times, also add to path
- Then add some time to the computed path,
 just to be safe
- e.g., if path is 3 ns , say 4 ns instead


Behavioral Level Design: C to Gates




## Converting from C to High-Level State Machine

- Convert each C construct to equivalent states and transitions
- Assignment statement
- Becomes one state with assignment
- If-then statement
- Becomes state with condition check, transitioning to "then" statements if condition true, otherwise to ending state
- "then" statements would also be converted to states

${ }^{\text {ghat Design }}$

Simple Example of Converting from C to High-Level State Machine

- Simple example: Computing the maximum of two numbers
- Convert if-then-else statement to states (b)
- Then convert assignment statements to states (c)

Inputs: uint $X, Y$
Outputs: uint Max

(a)


ECE 474a4575a

Example: Converting Sum-of-Absolute-Differences C code to High-Level State Machine

- From high-level state machine, follow RTL design method to create circuit
- Thus, can convert C to gates using straightforward automatable process
- Not all C constructs can be efficiently converted
- Use C subset if intended for circuit
- Can use languages other than C, of course
$\qquad$

