


Sequential C Code:


```

x1 = x + dx
u1 = u - (3 * x + u + dx) - (3 * y + dx)
y1 = y + u + dx
c = x1 < u
    
```

CFG (Control/ Dataflow Graph):




Sequencing Graph: (Unscheduled):



Scheduled Sequencing Graph:


Mult = 2 cycles (3)
 Add = 1 cycle (1)

Resource constrained minimum latency (LIST-L)



Resource Sharing and Binding:


Multiplexers:



LEFT-EDGE coloring:

- MULT1: v_1, v_3
- MULT2: v_2, v_4
- MULT3: v_6, v_5

ALUc:




LEFT-EDGE coloring:

- ALU1: $u_{10}, u_{11}, u_4, u_5, u_6$

Register sharing and Binding:

Registers:



LEFT-EDGE coloring:

- REG1: z_8, z_1, z_3, z_5
- REG2: z_2, z_6
- REG3: z_4, z_7

$$\text{MULTI: } v_1(3, x) \rightarrow z_1$$

$$v_3(z_1, z_2) \rightarrow z_3$$

$$\text{MULTI2: } v_2(4, dx) \rightarrow z_2$$

$$v_7(z_4, dx) \rightarrow z_6$$

$$\text{MULTI3: } v_6(3, y) \rightarrow z_4$$

$$v_8(4, dx) \rightarrow z_7$$

$$\text{ADD1: } v_{10}(x, dx) \rightarrow z_8 \quad (x)$$


$$v_{11}(z_8, y) \rightarrow \quad (c)$$

$$v_4(4, z_3) \rightarrow z_5$$

$$v_5(z_5, z_6) \rightarrow \quad (u)$$

$$v_9(y, z_7) \rightarrow \quad (y)$$

Data path:



Controller

