## ECE 274 Digital Logic

Sequential Logic Design - Sequential Logic Design Process
Digital Design 3.4-3.5
the Unverstry of $\mathrm{A}_{\mathrm{th}}^{\text {The Unversiny of }} \mathrm{N} A$ Tucson Arzona

## Digital Design

Chapter 3:
Sequential Logic Design -- Controllers
Slides to accompany the textbook Digital Design, First Edition,
by Frank Vahidi, John Wiley and Sons Publishers, 2007.
htp://www.ddvahid.com

## Copyright © 2007 Frank Vahid






|  | Step | Description |
| :---: | :---: | :---: |
| $\overline{\overline{3}}$ | Capture the FSM | Create an FSM that describes the desired behavior of the controller. |
| $\stackrel{y}{2}$ | Create the architecture | Create the standard architecture by using a state register of appropriate width, and combinational logic with inputs being the state register bits and the FSM inputs and outputs being the next state bits and the FSM outputs. |
| $\begin{gathered} 2 \\ \frac{2}{2} \\ \hline \end{gathered}$ | Encode the states | Assign a unique binary number to each state. Each binary number representing a state is known as an encoding. Any encoding will do as long as each state has a unique encoding. |
| $\frac{\stackrel{2}{0}}{0}$ | Create the state table | Create a truth able for the combinational logic such that the logic will generate the correct FSM outputs and next state signals. Ordering the inputs with state bits first makes this truth table describe the state behavior, so the table is a state table. |
| 0 | Implement the combinational logic | Implement the combinational logic using any method. |



## Sequential Logic Design

Controller Design: Laser Timer Example (cont)
Step 5: Implement combinational logic (cont)

|  | Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | s1 | s0 | b | $\times$ | n1 | n0 |
| Off | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ |
| Onl | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| On2 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| On3 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 1 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |



## Sequential Logic Design

Understanding the Controller's Behavior


## Sequential Logic Design <br> Simplifying Notations

## - FSMs

$\square$ Assume unassigned output implicitly assigned 0

- Sequential circuits
- Assume unconnected clock inputs connected to same external clock




## Sequential Logic Design

In Class Exercise: Button Press Synchronizer

$$
\xrightarrow{\text { bi }} \underset{\substack{\text { Button press } \\ \text { synchronizer } \\ \text { controller }}}{ }
$$



- Want simple sequential circuit that converts button press to single cycle duration, regardless of length of time that button actually pressed
$\square$ We assumed such an ideal button press signal in earlier example, like the button in the laser timer controller


## Sequential Logic Design

FSM Transitions

- Is the following FSM valid?

1. Yes
2. No


## Sequential Logic Design <br> Common Pitfalls Regarding Transition Properties

## Only one condition should be true

- For all transitions leaving a state
- Else, which one?
- One condition must be true
$\square$ For all transitions leaving a state
- Else, where go?
- Can verify using Boolean algebra
- Only one condition true: AND of each condition pair (for transitions leaving a state) should equal 0 $\rightarrow$ proves pair can never simultaneously be true
$\square$ One condition true: OR of all conditions of transitions leaving a state) should equal $1 \rightarrow$ proves at least one condition must be true



## Sequential Logic Design <br> Evidence that Pitfall is Common

- Recall code detector FSM
$\square$ We "fixed" a problem with the transition conditions
- Do the transitions obey the two
required transition properties?
 Start, and the "only one true" property

$$
\begin{array}{ll}
\text { ar * } a^{\prime} & a^{\prime *} a\left(r^{\prime}+b+g\right) \\
=\left(a^{*} a^{\prime}\right) r & \text { ar * } a\left(r^{\prime}+b+g\right) \\
=0^{*} r & =\left(a^{\prime *} a\right)^{*}\left(r^{\prime}+b\right.
\end{array}
$$

$$
\begin{array}{ccc} 
& =\left(a^{*} a\right)^{*} r^{*}\left(r^{\prime}+b+g\right)=a^{*} r^{*}\left(r^{\prime}+b+g\right) \\
=0 & =a r r^{\prime}+a r b+a r g
\end{array}
$$

$$
=\text { arr'+arb+arg }
$$

$=0+a r b+a r g$
$=a r b+a r g$
$=a r(b+g)$
A: ar should be arb'g Fails! Means that two of Start's $\begin{aligned} & \text { (likewise for ab, ag, ar) }\end{aligned}$ transitions could be true

$$
\begin{aligned}
& \text { Note: As evidence the pittall is common, } \\
& \text { we admit the mistake was not intentional }
\end{aligned}
$$

## Sequential Logic Design

Flip-Flop Set and Reset Inputs

- Some flip-flops have additional inputs
$\square$ Synchronous reset: clears Q to 0 on next clock edge
$\square$ Asynchronous reset: clear Q to 0 immediately (not
 dependent on clock edge)
- Example timing diagram shown


$$
\begin{aligned}
& \text { Note: As evidence the pitialal is common, } \\
& \text { we admit the mistake was not intentional. }
\end{aligned}
$$

## Sequential Logic Design <br> <br> Initial State of a Controller

 <br> <br> Initial State of a Controller}
## - All our FSMs had initial state

- But our sequential circuit designs did not
- Can accomplish using flip-flops with reset/set inputs
- Shown circuit initializes flip-flops to 01
$\square$ Circuits typically have power on reset circuitry to automatically rese circuit on power up



## Sequential Logic Design

## Non-Ideal Flip-Flop Behavior

- Can't change flip-flop input too close to clock edge $\square$ Setup time: time that D must be stable before edge - Else, stable value not present at internal latch
- Hold time: time that D must be held stable after edge
- Else, new value doesn't have time to loop around and stabilize in internal latch



## Sequential Logic Design

Metastability

- One flip-flop doesn't completely solve problem
- How about adding more synchronizer flip-flops?
- Helps, but just decreases probability of metastability


## - So how solve completely?

- Can't! May be unsettling to new designers. But we just can't guarantee a design that won't ever be metastable. We can just minimize the mean time between failure (MTBF) -- a number often given along with a circuit

Probability of flip-flop being metastable is...


