

ECE 274 Digital Logic


Optimization and Tradeoffs State Encodings, Moore vs. Mealy FSMs *Digital Design 6.3*



Digital Design

Chapter 6: Optimization and Tradeoffs

Slides to accompany the textbook *Digital Design*, First Edition,
by Frank Vahid, John Wiley and Sons Publishers, 2007.
<http://www.dvvhid.com>




Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's *Digital Design* textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as ~~unmodified~~ pdf versions on publicly-accessible course websites. PowerPoint source for pdf with animations may ~~not~~ be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see <http://www.dvvhid.com> for information.

Sequential Optimizations and Tradeoffs *State Encoding*

- **Encoding:** Assigning a unique bit representation to each state
- Different encodings may optimize size, or tradeoff size and performance
- Consider 3-Cycle Laser Timer...
 - Example 3.7's encoding: **15** gate inputs
 - Try **alternative encoding**
 - $x = s1 + s0$
 - $n1 = s0$
 - $n0 = s1'b + s1's0$
 - Only **8** gate inputs




	Inputs			Outputs		
	s1	s0	b	x	n1	n0
Off	0	0	0	0	0	0
Off	0	0	1	0	0	1
On1	0	1	0	1	1	0
On1	0	1	1	1	1	0
On2	1	0	0	1	1	0
On2	1	0	1	1	1	0
On3	1	1	0	1	0	0
On3	1	1	1	1	0	0



3

Sequential Optimizations and Tradeoffs *State Encoding: One-Hot Encoding*

- **One-hot encoding**
 - One bit per state – a bit being '1' corresponds to a particular state
 - Alternative to *minimum bit-width encoding* in previous example
 - For A, B, C, D: A: 0001, B: 0010, C: 0100, D: 1000
- Example: FSM that outputs 0, 1, 1, 1
 - Equations if one-hot encoding:
 - $n3 = s2; n2 = s1; n1 = s0; x = s3 + s2 + s1$
 - Fewer gates and only one level of logic – less delay than two levels, so faster clock frequency



	Inputs				Outputs				
	s3	s2	s1	s0	n3	n2	n1	n0	x
A	0	0	0	1	0	0	0	0	0
B	0	0	1	0	0	1	0	0	0
C	0	1	0	0	1	0	0	0	1
D	1	0	0	0	0	0	1	1	1



4

Sequential Optimizations and Tradeoffs

One-Hot Encoding Example: Three-Cycles-High Laser Timer

- Four states – Use four-bit one-hot encoding

- State table leads to equations:


- $x = s_3 + s_2 + s_1$
- $n_3 = s_2$
- $n_2 = s_1$
- $n_1 = s_0 \cdot b$
- $n_0 = s_0 \cdot b' + s_3$

- Smaller

- $3+0+0+2+(2+2) = 9$ gate inputs
- Earlier binary encoding (Ch 3): **15** gate inputs

- Faster

- Critical path: $n_0 = s_0 \cdot b' + s_3$
- Previously: $n_0 = s_1 \cdot s_0 \cdot b + s_1 \cdot s_0 \cdot b'$
- 2-input AND slightly faster than 3-input AND




5

Sequential Optimizations and Tradeoffs

State Encoding: Output Encoding

- Output encoding:** Encoding method where the state encoding is same as the **output values**


- Possible if enough outputs, all states with unique output values



6


Sequential Optimizations and Tradeoffs

Output Encoding Example: Sequence Generator



	Inputs				Outputs			
	s3	s2	s1	s0	n3	n2	n1	n0
A	0	0	0	1	0	0	1	1
B	0	0	1	1	1	1	0	0
C	1	1	0	0	1	0	0	0
D	1	0	0	0	0	0	0	1


- Generate sequence 0001, 0011, 1110, 1000, repeat
 - FSM shown
- Use output values as state encoding
- Create state table
- Derive equations for next state
 - $n_3 = s_1 + s_2$; $n_2 = s_1$; $n_1 = s_1 \cdot s_0$; $n_0 = s_1 \cdot s_0 + s_3 \cdot s_2$




7

Sequential Optimizations and Tradeoffs

Moore vs. Mealy FSMs




- FSM implementation architecture
 - State register and logic
 - Next state logic – function of present state and FSM inputs
 - Output logic
 - If function of present state only – **Moore FSM**
 - If function of present state and FSM inputs – **Mealy FSM**



8

Sequential Optimizations and Tradeoffs

Moore vs. Mealy FSMs: Mealy FSMs May Have Fewer States




- Soda dispenser example: Initialize, wait until enough, dispense
 - Moore: 3 states; Mealy: 2 states

9

Sequential Optimizations and Tradeoffs

Moore vs. Mealy FSMs

- Q: Which is Moore, and which is Mealy?
- A: Mealy on left, Moore on right
 - Mealy outputs on arcs, meaning outputs are function of state AND INPUTS
 - Moore outputs in states, meaning outputs are function of state only




10

Sequential Optimizations and Tradeoffs

Mealy vs. Moore Example: Beeping Wristwatch

- Button b
 - Sequences mux select lines $s1s0$ through 00, 01, 10, and 11
 - Each value displays different internal register
 - Each unique button press should cause 1-cycle beep, with $p=1$ being beep
- Must wait for button to be released (b) and pushed again (b) before sequencing
 - Note that Moore requires unique state to pulse p , while Mealy pulses p on arc
 - Tradeoff: Mealy's pulse on p may not last one full cycle




11

Sequential Optimizations and Tradeoffs

Moore vs. Mealy Tradeoff

- Mealy outputs change mid-cycle if input changes
 - Note earlier soda dispenser example
 - Mealy had fewer states, but output d not 1 for full cycle
 - Represents a type of tradeoff




12

Sequential Optimizations and Tradeoffs

Implementing a Mealy FSM

- Straightforward
 - Convert to state table
 - Derive equations for each output
 - Key difference from Moore: External outputs (d , $clear$) may have different value in same state, depending on input values




	Inputs		Outputs		
	s0	enough	n0	d	clear
Init	0	0	1	0	1
	0	1	1	0	1
Wait	1	0	1	0	0
	1	1	0	1	0

13

Sequential Optimizations and Tradeoffs

Mealy and Moore can be combined

- Final note on Mealy/Moore
 - May be combined in same FSM



14