











































Finite-State Machines (FSMs)—Sequential Behavior Common Pitfall: Not Assigning Every Output in Every State \$display System Procedure • FSM outputs should be // Vector Procedure \$display – built-in Verilog system initial begin // CombLogic combinational function of procedure for printing information to Rst_s <= 1; always @(State, B) begin display during simulation current state (for Moore FSM) B s <= 0; X <= 0; @(posedge Clk_s); A system procedure interacts with the case (State) • Not assigning output in given #5 if (X_s != 0) S_Off: begin simulator and/or host computer system -X - 0; \$display("%t: Reset failed", \$time); state means previous value is o To write to a display, read a file, get the if (B == 0) Rst s <= 0; current simulation time, etc. remembered @(posedge Clk s); Could delete this StateNext <= S_Off; Starts with \$ to distinguish from regular #5 B s <= 1; without changing else Output has memory procedures @(posedge Clk_s); behavior (but StateNext <= S On1; String argument is printed literally... end #5 B s <= 0; Behavior is not an FSM probably clearer to if (X s != 1) keep it) S_On1: begin \$display("Hello") will print "Hello" \$display("%t: First X=1 failed", \$time); o Solution 1 X <= 1; Automatically adds newline character @(posedge Clk_s); StateNext <= S On2; Be sure to assign every output ...except when special sequences appear #5 if (X s != 1) end \$display("%t: Second X=1 failed", \$time); in every state S_On2: begin %t: Display a time expression @(posedge Clk_s); X <= 1; Time expression must be next argument • Solution 2 #5 if (X s != 1) StateNext <= S On3; \$time – Built-in system procedure that returns the current simulation time - \$display("%t: Third X=1 failed", \$time): end Assign default values before @(posedge Clk_s); S_On3: begin X <= 1; □ 95: Third X=1 failed ← #5 if (X s != 0) case statement \$display("%t: Final X=0 failed", \$time); StateNext <= S_Off; Later assignment in state end end overwrites default endcase end vldd ch3 LaserTimerTBDisplav.v 23

24



The Simulation Cycle	`timescale 1 ns/1 ns	
 Instructive to consider how an HDL simulator works HDL simulation is complex; we'll introduce simplified form Consider example SimEx1 Three reg variables – <i>Q, Clk, S</i> Three procedures – P1, P2, P3 Simulator's job: Determine values for nets and variables over time Repeatedly <i>executes</i> and <i>suspends</i> procedures Note: Actually considers more objects, known collectively as <i>processes</i>, but we'll keep matters simple here to get just the basic idea of simulation time <i>Time</i> 	<pre>module Simux1(Q); output reg Q; reg Clk, S; // F1 always begin Clk <= 0; #10; clk <= 0; #10; end // F2 always @(S) begin Q <= -S; end // F3 initial begin @ (posedge Clk); S <= 1; @ (posedge Clk); S <= 0; end endmodule vldg.chj_SimEx1.v</pre>	
		26













