ECE 274 Digital Logic - Fall 2008

Sequential Logic Design using Verilog
Verilog for Digital Design Ch. 3

## Register Behavior

## - Sequential circuits have storage <br> 1111 <br> - Register: most common storage component 1312 I1 10 - N -bit register stores N bits <br> 








## Common Pitfalls

## Common Pitfalls



- Not initializing all module inputs
- May cause undefined outputs
- Or simulator may initialize to default value. Switching simulators may cause design to fail.
- Tip: Immediately initialize all module
// Vector Procedure always begin $\frac{\text { ways begin }}{\text { Rst }} \frac{1 ;}{\text { Is }}$
 inputs when first writing procedure


end


## Common Pitfalls

- Forgetting to explicitly declare as a wire an identifier used in a port connection
- e.g., Q_s
- Verilog implicitly declares identifier as a net of the default net type, typically a one-bit wire

Intended as shortcut to save typing for
large circuits large circuits

- May not give warning message during
compilation compilation
- Works fine if a one-bit wire was desired
- But may be mismatch - in this example one bit
- Always explicitly declare wires
- Best to avoid use of Verilog's implicit declaration shortcut
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Testbench();
reg [3:0] I_s;
reg cik_s,
Rst_s;
reg cis_s. Rsts;
Reg4 Comptotest(I_s, Q_s, Clk_s, Rst_s);


## Finite-State Machines (FSMs)—Sequential Behavior

- Finite-state machine (FSM) is a common model of sequential behavior
ㅁ Example: If $B=1$, hold $X=1$ for 3 clock cycles

Note: Transitions implicitly ANDed with rising clock edge

- Implementation model has two parts:
- State register
- Combinational logic
- HDL model will reflect those two parts

Inputs: B; Outputs: X



Finite-State Machines (FSMs)—Sequential Behavior

## Finite-State Machines (FSMs)—Sequential Behavior

o parameter declaration

- Not a variable or net, but rather a constant
- A constant is a value that must be initialized, and that cannot be changed within the module's definition
$\square$ Four parameters defined
- S_Off, s_On1, s_On2, s_On3

Correspond to FSM's states

- Should be initialized to unique values
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Lasertimer(B, X, C1k, Rst);
input B ;
output reg $\mathrm{x}_{\text {; }}$
input clk, Rst;
$\begin{aligned} \text { parameter S_off } & =0, \text { s_on1 }=1, \\ \text { S_on2 } & =2, \text { s_on3 }=3 ;\end{aligned}$
reg [1:0] State, stateNext;
// comblogic
Mays (State, B) begin
end
always @(posedge cik) begin
end
endmodule

Module declares two reg variables - State, StateNext

Each is 2-bit vector (need two bits to
represent four unique state values 0 to 3 )

- Variables are shared between CombLogic and

StateReg procedures
Combenic procedure Eventrol sensitive to State and input $B$
$\square$ Will output StateNext and $X$
StateReg procedure

- Sensitive to $C k$ input - Will output State, which it stores

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module LaserTimer(B, X, C1k, Rst);
input $B$.
input B;
output reg $\mathrm{X} ;$
input Clk, Rst
$\begin{aligned} \text { parameter s_off } & =0, \begin{array}{r}\text { s_on1 }\end{array}=1, \\ \text { S_On2 } & =2, \\ \text { S_On } & =3 ;\end{aligned}$
reg [1:0] State, statenext;
// combLogic
always ©(State, B)
end
ilstatereg
always
.. $@$ (posedge
c1k) begin
end
endmodule

Finite-State Machines (FSMs)—Sequential Behavior Procedures with Case Statements

Procedure may use case statement

- Preferred over if-else-if when just one
 to execute
$\square$ case (expression)
Execute statement whose case item expression value matches case expression
case item expression : statement
- statement is commonly a begin-end
- First case item expression that matches executes; remaining case items ignored
- If no item matches, nothing executes
- Last item may be "default : statement Statement executes if none of the previous items matched
vIdd_ch3_LaserTimerseh.v

Finite-State Machines (FSMs)—Sequential Behavior Procedures with Case Statements

- FSM's CombLogic procedure
- Case statement describes states
- case (State)

Executes corresponding statement State's current value

- A state's statements consist of Actions of the state
State is S O
Ex: State is S_On1
- Executes statements for state On1,


Finite-State Machines (FSMs) —Sequential Behavior Modules with Multiple Procedures and Shared Variables

FSM StateReg Procedure

- Similar to 4-bit register $\begin{aligned} \text { parameter s_off } & =0, \text { s_on1 }=1, \\ \text { S_on2 } & =2, \text { s_on3 }=3 ;\end{aligned}$
- Register for State is 2-bit vector reg
cedure has synchronous reset Resets State to FSM's initial state S_Off

$\xrightarrow{\text { ense }}$ state <= stateNext;

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module LaserTimer(B, X, Clk, Rst);
input B;
output reg x $_{i}$
input clk, Rst;
$\begin{aligned} \text { parameter s_off } & =0, \text { s_on1 }=1, \\ \text { S_on2 } & =2, \text { s_on3 }=3 ;\end{aligned}$
reg [1:0] State, stateNext
// comblogic
always @(State, B) begin
case (state) ${ }^{\text {B }}$
s_off: begin
$\mathrm{x}<=0$ in
x<= $\theta_{i}$
if $=0)$
StateNext $<=$ s_off;
else
$\stackrel{\text { else }}{\text { stateNext <= s_on1; }}$
end
end
endmodule
s_on1: begin $x<=1 ;$
stateNext $<=$ s_on2 2 end S -on2: begin $\mathrm{x}<=1 ;$
stateNext $<=$ s_On3; end ${ }^{\text {en 3: begin }}$ $x<=1 ;$
stateNext $<=$ s_off; end
endcase end ${ }^{\text {en }}$
$1 /$ stateres
StateReg
always
if ( © (posedge
c1k) begin
 state <= S_off; state $<=$ StateNext;
ene


## Finite-State Machines (FSMs)—Sequential Behavior

## Self-Checking Testbenches


// clock Procedure
always begin
cik_s $<=0$

$\underset{\# 10^{2}}{\# 1}<=1$;
end // Note: Procedure repeats
// Vector Procedure
initial begin nital_s $<=1$;
Res B-s $=0$; @(posedge cik_s)
$\# 5$ Rst_s $<=0 ;-1$ ${ }_{\text {@(posedge cli_s) }}^{\#+1}$

 @(posedge cik-s)
@(posedge clk s) $\stackrel{\text { @(posedge clk_s) }}{\text { @(posedge clik_s) }}$
end
endmodule
$\begin{array}{llllllllll}10 & 20 & 30 & 40 & 50 & 60 & 70 & 80 & 90 & 100 \\ \text { time (ns) }\end{array}$
Finite-State Machines (FSMs)—Sequential Behavior

## Self-Checking Testbenches



## Common Pitfall: Not Assigning Every Output in Every State

- FSM outputs should be combinational function of current state (for Moore FSM)
- Not assigning output in given state means previous value is remembered
- Output has memory
- Behavior is not an FSM

Solution 1
$\square$ Be sure to assign every output in every state

- Solution 2
$\square$ Assign default values before case statement
- Later assignment in state overwrites default


## Common Pitfall: Not Assigning Every Output in Every State

## Solution 2

- Assign default values before case statement
- Later assignment in state overwrites default
- Helps clarify which actions are important in which state
- Corresponds directly to the common simplifying FSM diagram notation of implicitly setting unassigned outputs to 0



## The Simulation Cycle

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$

Instructive to consider how an HDL simulator works
$\square$ HDL simulation is complex; we'll introduce simplified form
Consider example SimEx

- Three reg variables - $Q, C l k, S$
- Three procedures - P1, P2, P3
- Simulator's job: Determine values for nets
and variables over time
ㅁ Repeatedly executes and suspends procedures
- Note: Actually considers more objects, known collectively as processes, but we keep matters simple here to get just the basic idea of simulation
- Maintains a simulation time Time
module simexi(Q);
output reg Q ;
reg clk,
S;
reg clk, s;
// P1
always begin
CIk
$\# 10 ;$ $\mathrm{Clk}_{\mathrm{H}=}<=1$; end ${ }^{\# 10 ;}$
// P2 always @(S) begin
$\mathrm{Q}<=-\mathrm{S} ;$ end
// P3
initial begi $@($ posedge c1k)
S
$\mathrm{C}=1$ (


endmodule



## The Simulation Cycle

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$

## - Simulation cycle

- Set time to next time at which a procedure activates (note: could be same as current time)
Execute active procedures (in any order) until stops


Time (ns): Startit 0 0

module Simex1(Q);


| The Simulation Cycle |  |
| :---: | :---: |
|  | timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$ |
|  |  |
|  |  |
|  |  |





