



Multifunction Register					
Senavior timescale 1 ns/1 ns	_				
<ul> <li>Use if-else-if construct module MfReg4(I, Q, Ld, priority of control inputs o Rs thas first priority, then Ld, then Shr, and finally Shl         Shift by assigning each bit         Recall that statement order doesn't matter         Use reg variable R for storage         Best not to try to use port Q - good practice dictates not reading a module's output         source form within a module         reading a module's output         reading a modul</li></ul>	<pre>Shr,i Shr_i Shr_i ) beg ; R[2 R[0]</pre>	<pre>sh1, n, sh in in i &lt;= R i</pre>	, Shr nl_in R[3] [1];	_in, Shl_in, C ;	lk, Rst);
<ul> <li>Use continuous assignment to update Q when R changes</li> <li>I dentifier on left of "=" must be a net, not a variable</li> <li>I dentifier on left of "=" must be a net, not a variable</li> </ul>	, beg ; R[1 R[3] Ld 0 0 0 1	Shr 0 1 <b>X</b>	R[0] [2]; Shl 0 1 X X	; Operation Maintain value Shft left Shift right Parallel load	



Multifunction Regist Behavior	er
<ul> <li>Question: Does the shown description, with Q declared as a reg, and "Q &lt;= R;" as the last statement, correctly describe the register?</li> </ul>	<pre>`timescale 1 ns/1 ns module MfReg4(I, Q, Ld, Shr, Shl, Shr_in, Shl_in, Clk, Rst); input [3:0] I; output [3:0] Q; reg [3:0] Q; input Ld, Shr, Shl, Shr_in, Shl_in; input Clk, Rst; reg [3:0] R;</pre>
Answer: No. Q gets the present value of R, not the scheduled value.	<pre>always @(posedge Clk) begin if (Rst == 1) R &lt;= 4'b000; else if (td == 1) R &lt;= I; else if (5hr == 1) begin R[3] &lt;= Shr_in; R[2] &lt;= R[3]; R[1] &lt;= R[2]; R[0] &lt;= R[1]; end else if (5hl == 1) begin R[0] &lt;= Shl_in; R[1] &lt;= R[0]; R[2] &lt;= R[1]; R[3] &lt;= R[2]; end Q &lt;= R; end endmodule Vida_chd_MfReg0frong.v</pre>
	5



















4-Bit Adder with Carry-In and Carry Alternative Description	y-Out
<ul> <li>A more compact description is possible</li> <li>Use concatenation on the left side of assignment <ul> <li>{Co, S} &lt;= A + B + Ci</li> <li>Left side thus 5 bits wide</li> </ul> </li> <li>Rule <ul> <li>For the + operator, all operands extended to width of widest operand, including left side</li> <li>Left side is 5 bits, left padded with 0s</li> <li>E.g., A: 0011, B: 0001, Ci: 1 → 00011+00000 yields 00100 <ul> <li>Co gets first 0, S gets 0100</li> </ul> </li> <li>Though longer, previous description synthesizes to same circuit</li> <li>reg [4:0] A5, B5, S5; - Synthesize into wires</li> </ul> </li> </ul>	<pre>`timescale 1 ns/1 ns module Add4wCarry(A, B, Ci, S, Co); input [3:0] A, B; input Ci; output reg [3:0] S; output reg Co; always @(A, B, Ci) begin + {Co, S} &lt;= A + B + Ci; end endmodule</pre>
	15







32-Bit Shift Register for loop statement	
<ul> <li>for loop statement         <ul> <li>Typically defines loop that executes specified number of times</li> </ul> </li> <li>Typically involves:         <ul> <li>index variable declaration</li> <li>Index variable initialization                 <ul> <li>executed only once</li> <li>Loop condition checked</li> <li>Usually involves index</li> <li>Loop body statement executed</li> <li>Usually a begin-end block</li> <li>Followed by execution of index variable update</li> <li>Loop thus assigns every R bit to next higher bit</li> <li>Last bit handled by statement R[31] &lt;= Shr_in: → Assign highest bit to shift input</li> </ul> </li> </ul> </li> </ul>	<pre>`timescale 1 ns/1 ns module ShiftReg32(Q, Shr, Shr_in, Clk, Rst);     output [31:0] Q;     input Shr, Shr_in;     input Clk, Rst;     reg [31:0] R;     integer Index;     always @(posedge Clk) begin         if (Rst == 1)</pre>
	vldd_ch4_ShiftReg32.v 19







32-Bit Shift Register Test	bench
<ul> <li>Testbench         <ul> <li>Shifting bits individually into the shift register would also be tedious</li> <li>Use for loops to simplify the testbench</li> </ul> </li> <li>Shift 16 1s into register         <ul> <li>Set register to shift right with shift input of 1</li> <li>for loop waits 16 clock cycles                 <ul> <li>Loop executes 16 time, each time waiting for rising clock edge</li> <li>Self-check verifies correctly shifted register output</li> <li>Shift 16 0s into register</li> <li>for loop waits 16 clock cycles</li> <li>Self-checks again</li> <li>Good testbench would have more vectors</li> <li>Settement would have more vectors</li> <li>Shift and test the state of the sta</li></ul></li></ul></li></ul>	<pre>// Vector Procedure initial begin Rst_s &lt;= 1; Shr_s &lt;= 0; Shr_in_s &lt;= 0; @(posedge Clk_s); #5 Rst_s &lt;= 0; Shr_in_s &lt;= 1; for (Index=0; Index=15; Index=Index+1) begin @(posedge Clk_s); end #5; if (0_s != 32'hFFFF0000) \$display("Failed Q=FFFF0000"); Shr_s &lt;= 1; Shr_in_s &lt;= 0; for (Index=0; Index=15; Index=Index+1) begin #6; if (0_s != 32'h0000FFFF) \$display("Failed Q=0000FFFF"); Shr_s &lt;= 0; end endmodule</pre>
	vldd_ch4_ShiftReg32TB.v 23







Testbench with File Input – 32-Bit Register	<pre>integer FileId; reg[8:0] BitChar;</pre>
<ul> <li>Open file containing test vectors <ul> <li>If file failed to open (maybe doesn't exist), display error message</li> <li>Reset register</li> <li>Enable shifting</li> <li>While we haven't read the entire vector file</li> <li>Read next character-from file</li> <li>If 1, shift in a 1 <ul> <li>Set shift input to 1, wait for clock</li> </ul> </li> <li>Else if 0, shift in a 0</li> <li>Can't just assign Shr_in_s &lt;= BitChar; one's a bit, one's a 9-bit ASCII encoding of a character</li> <li>When read entire file, close file</li> </ul></li></ul>	<pre>// Vector Procedure initial begin Filed = \$fopen("vectors.txt", "r"); if (Filed = \$fopen("vectors.txt", "r"); if (Filed = \$0 \$display("Could not open input file."); else begin Ret_s &lt;= 1; fsrs &lt;= 0; fsr_s &lt;= 0; e(posedge Clk_s); #5 Shr_s &lt;= 0; bitChar = \$fopet(Filed); if (SitChar == 1°) begin bitChar == \$fopet(Filed); if (SitChar == "1°) begin Shr_in_s &lt;= 1; else if (SitChar == "0°) begin Shr_in_s &lt;= 0; end end sfr_s &lt;= 0; end endmodule</pre>
	27















Common Pitfall	
<ul> <li>Unintentional use of one of many of Verilog's automatic conversions</li> <li>B_s &lt;= -4'd15</li> <li>-4d'15</li> <li>-4d'1</li></ul>	<pre>`timescale 1 ns/1 ns module Testbench();   reg [3:0] A_s;   reg signed [3:0] B_s;   wire Gt_s, Eq_s, Lt_s;   Comp4 CompToTest(A_s, B_s, Gt_s, Eq_s, Lt_s);   initial begin    #10 A_s &lt;= 4'd1; B_s &lt;= -4'd1;   #10 A_s &lt;= 4'd1; B_s &lt;= -4'd15;    // Good testbench needs more vectors   end endmodule</pre>
	25







32-Bit Register With Output Enable	
<ul> <li>Output procedure</li> <li>Combinational procedure that controls register output</li> <li>Oe = 1 → Output is enabled         <ul> <li>Q &lt;= R;</li> <li>Oe = 0 → Output of register is disabled                <ul> <li>Output high-impedance</li> <li>Q &lt;= 32'hZZZZZZZ;</li></ul></li></ul></li></ul>	<pre>`timescale 1 ns/1 ns module Reg32woE(I, Q, Oe, Ld, Clk, Rst); input [31:0] I; output [31:0] Q; reg [31:0] Q; input Oe, Ld; input Ock, Rst; reg [31:0] R; // Register Procedure always @(posedge Clk) begin if (Rst == 1)</pre>
OE I Ld 32-bit Register with Rst Output Enable 32 32 0 432 0 High-Impedance- 1 Stored Value 0 0 0 0 0 0 0 0 0 0 0 0 0	<pre>// Output Procedure always @(R, Oe) begin</pre>





Structural 4x32 Register File	
<ul> <li>Register File</li> <li>Structurally connect decoders and registers to create register file</li> </ul>	<pre>`timescale 1 ns/1 ns module RegFile4x32(R_Addr,W_Addr,R_en,W_en,R_Data,W_Data,Clk,Rst); input [1:0] R_Addr, W_Addr; input [31:0] R_Data; input [31:0] R_Data; input Clk, Rst; wire W_d3, W_d2, W_d1, W_d0; wire R_d3, R_d2, R_d1, R_d0; Dcd2x4wEn R_Dcd (R_Addr[1],R_Addr[0],R_en,</pre>
	vldd_ch4_RegFile4x32Struct.v 42

Multiple Drivers for One Net	
<ul> <li>Earlier examples all had exactly one driver per net</li> <li>But structural register file has four drivers for net R_data</li> <li>One from each Reg32wOE instantiation</li> <li>Resolving multiple driven values into one value done as follows</li> <li>0 and z → 0</li> <li>1 and z → 1</li> <li>z and z → z</li> <li>0 and 1 → x</li> <li>Note: Other resolutions also defined, such as 0 and 1 → x, 0 and 0 → 0, 1 and 1 → 1, but we should not allow those situations to happen</li> </ul>	
4	13

Structural 4x32 Register File Testbench	
<pre>`timescale 1 ns/1 ns module Testbench(); reg [1:0] R_Addr_s, W_Addr_s; reg R_en_s, W.en_s; wire [31:0] R_Data_s; reg [31:0] W_Data_s; reg [31:0] W_Data_s;</pre>	<pre>// Vector Procedure initial begin Ret_g &lt;= 1; R_Addr_g &lt;= 0'b00; W_Addr_g &lt;= 0'b00; R_en_g &lt;= 0; W_en_g &lt;= 0; @(posedge Clk_g); #5 Rst_g &lt;= 0; @(posedge Clk_s); #5;</pre>
integer Index; RegFile4x32 CompToTest (R_Addr_s, W_Addr_s, R_en_s, W_en_s, R_Data_s, W_Data_s, Clk_s, Rst_s);	<pre>// Write values to registers for (Index=0; Index=3; Index=Index+1) begin W_Addr_s &lt;= Index; W_Data_s &lt;= Index; W_en_s &lt;&lt; 1; @(posedge Clk_s); #5; end</pre>
<pre>// Clock Procedure always begin Clk_s &lt;= 0; #10; Clk_s &lt;= 1; #10; end vldd_ch4_RegFile4x12TB.v</pre>	<pre>Mu W_en_s &lt;= 0; // Check for correct read values from registers for (Index=0; Index&lt;=3; Index=Index+1) begin R_Addr_s &lt;= Index; R_en_s &lt;= 1; @(posedge Clk_s); #5; if( R_Data_s !== Index ) \$display("Failed case %d.", Index); end</pre>
<ul> <li>Writes some values, then reads and checks</li> </ul>	R_en_s <= 0; #5; if( R_Data_s !== 32'hZZZZZZZZ ) \$display("Failed no read case."); end 44







