## ECE 274 Digital Logic

## Combinational Logic Design using Verilog

Verilog for Digital Design Ch. 1 \& 2

## Digital Systems and HDLs

- Typical digital components per IC
$\square$ 1960s/1970s: 10-1,000
ㅁ 1980s: 1,000-100,000
1990s: Milions
$\square 200$
1970 s
- IC behavior documented using combination of schematics, iagrams, and natural language (e.g., English)

1980s

- Simulating circuits becoming more important

Schematics commonplace

- Simulating schematic helped ensure circuit was corr
costly implementation
the Unverstry ARIZONA. tucson Arzona




## AND/OR/NOT Gates

Modules and Ports

module And2 (X, Y, F)
input X,
output $F ;$

input $X, Y$;
output $F ;$
module $\operatorname{Inv}(X, F)$;

Verilog has several dozen keywords

- User cannot use keywords when naming items like modules or ports
- module, input, and output are keywords above
$\square$ module, input, and output are keywords above
User-defined names - Identifiers
$\square$ Begin with letter or underscore ( $($ ), optionally followed by any sequence of letters, digits,
underscores, and dollar signs ( $\$$ )
- Valid identifiers: A, X, Hello, JXYYZ, B14, Sig432, Wire_23,_F1, FS2,_Go_S_S, _Input

Invalid identifiers: input (keyword), $\$ a b$ (doesn't start with letter or underscore), $2 A$ (doesn't start with Ietter or underscore)
Note: Verilog is case sensitive. Sig432 differs from SIG432 and sig432

- We'll initially capitalize identifiers (e.g., Sig432) to distinguish from keywords



## AND/OR/NOT Gates

Modules and Ports

- Q: Begin a module definition for a $4 \times 1$ multiplexor
- Inputs: I3, I2, I1, I0, S1, S0. Outputs: D
module Mux4(I3, I2, I1, Io, S1, so, D) ;
input 13, I2, I1, I0;
input s1, so;
input s1, so;
output D ;

Note that input ports above are separated into
two declarations for clarity

## AND/OR/NOT Gates

Module Procedures-always

## AND/OR/NOT Gates


module And2 ( $\mathrm{X}, \mathrm{Y}, \mathrm{F}$ ) ;
$\underset{\substack{\text { input } X, Y ; \\ \text { output } \\ \text { F }}}{ }$
output
reg $F ;$
always $\in(X, Y)$ begin end
endmodule -

One way to describe a module's behavior uses an "always" procedure

- always - Procedure that executes repetitively (infinite loop) from simulation start
@ - event control indicating that statements @ - event control indicating that statemen
should only execute when values change
- "(X,Y)" - execute if $X$ changes or $Y$ changes (change known as an event) Sometimes called "sensitivity list"
- We'll say that procedure is "sensitive to $X$ and
- "F <=X \& Y;" - Procedural statement that of $X$,
$\circ \&$ is built-in bit AND operator
$0<=$ assigns value to variable
- reg - Declares a variable data type, which holds its value between assignments
- Needed for F to hold value between assignments
- Note: "reg", short for "register", is an unfortunate name. A reg variable may or may
not correspond to an actual physical reg not correspond to an actual physical register.
There obviously is no register inside an AND gate.
o Q: Given that "|" and "~" are built-in operators for OR and NOT, complete the modules for a 2 -input OR gate and a NOT gate

module $\operatorname{Or} 2(X, Y, F)$;
input $X, Y$;
output $F ;$
reg F ;

end
dode

$$
\begin{aligned}
& x-F \\
& \text { module } \operatorname{Inv}(X, F) ; \\
& \text { input } x ; \\
& \text { output } F ; \\
& \text { reg } F ; \\
& \text { always } \&(X) \text { begin } \\
& \text { end } F=\sim X ;
\end{aligned}
$$



## AND/OR/NOT Gates

Simulation and Testbenches - A First Look

- Instead of drawing test vectors, user can describe them with HDL



## AND/OR/NOT Gates <br> Simulation and Testbenches

Idea: Create new "Testbench" module that
provides test vectors to component's inputs

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$




- HDL testbench
- Module with no ports
initial begin
$/ /$ Test all

port, wire for each output port
- Instantiate module, map variables
- Instantiate module, map variab


to ports (more in next section)
ndmodul
Set variable values at desired times
Note: CompToTest short for Component To Test


## AND/OR/NOT Gates <br> Simulation and Testbenches

- wire - Declares a net data type, whic

Voes. reg data type that
Vs. reg data type that stores value
Nets used for connections

- Net's value determined by what it is
connected to
initial -procedure that executes at smulation start, but executes only
Vs. "always" procedure that also repeats
\# - Delay control - number of time units to delay this statement's execution $\quad \begin{aligned} & \text { initial begin } \\ & / / \text { Test all possible input combinations }\end{aligned}$ units to delay this statement's ex
relative to previous statement
- timescale - compiler directive telling compier that from th


$1 \mathrm{~ns} / 1 \mathrm{~ns}$ - time unit / time precision.
Precision is sfor internal rounding. . For our
purposes,
time unit.
Note: We appended " $s$ " to reg/wire identifiers to distinguish
them from ports, though not strictly necessary



## Combinational Circuits

Component Instantiations

## - Circuit - A connection of modules

also known as structure

- A circuit is a second way to describe a module
- vs. using an always procedure, as earlier

Instance - An occurrence of a module in a circuit

May be multiple instances of a module

- e.g., Car's modules: tires, engine, windows, etc., with 4 tire instances, 1 engine instance 6 window instances, etc.


Combinational Circuits
Module Instantiations

## - Creating a circuit



## Combinational Circuits

Module Instantiations


## Combinational Circuits <br> Module Instantiations



## Combinational Circuit Structure

Simulating the Circuit

- Same testbench format for BeltWarn
module as for earlier And2 module

$\qquad$

BeltWarn CompToTest(K_s, P_s, s_s, w_s)
initial begin



endmodule




## Combinational Circuit Structure

Simulating the Circuit

More on testbenches

- Note that a single module instantiation statement used
- reg and wire declarations (K_s, P_s, s_s, W_s) used because procedure cannot access instantiated module's ports directly
- Inputs declared as regs so can assign values (which are held between assignments)
Note module instantiation statement and procedure can both appear in on module
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$

eltWarn CompToTest(K_s, P_s, s_s, w_s) ;


## nitial begin

K $\mathbf{s}<=0 ;$ P_s $<=0 ;$ s_s $<=0$;


end

## Top-Down Design - Combinational Behavior to Structure

Designer may initially know system behavior, but not structure

- BeltWarn: $\mathrm{W}=$ KPS'

Top-down design

- Capture behavior, and simulate
- Capture structure (circuit), simulate again
- Gets behavior right first, unfettered by complexity of creating structure


Top-Down Design - Combinational Behavior to Structure
Always Procedures with Assignment Statements

- How describe behavior? One way: Use an always procedure
- Sensitive to $K, P$, and $S$


Simplest procedure uses one assignment statement

## way:



Simulate using testbench (same as shown earlier) to get waveforms
Top-down design

- Proceed to capture structure, simulate again using same testbench - result should be the same waveforms
'timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Beltwarn(K, $\mathrm{p}, \mathrm{s}, \mathrm{w}$ ) input K,
output ${ }^{2}$, reg w;
 $\xrightarrow[\text { end }]{\mathrm{w}}$ <



Top-Down Design - Combinational Behavior to Structure Procedures with Assignment Statements

- Procedure may have multiple assignment statements
timescale $1 \mathrm{~ns} / 1 \mathrm{n}$
module TwoOutputEx (A, B, C, F, G); input $A, B, C$
output, $\mathrm{F}, \mathrm{G} ;$
reg $\mathrm{F}, \mathrm{G} ;$
always $\&(A, B, C)$ begin
 end
endmodule


## Top-Down Design - Combinational Behavior to Structure Procedures with If-Else Statements

Process may use if-else statements

## (a.k.a. conditional statements)

- if (expression)
- If expression is true (evaluates to nonzero value), execute
corresponding statement(s)
If false (evaluates to 0), execute else's statement (else part is optional)
Example shows use of operator == $\rightarrow$ logical equality, returns true/false (actually, returns 1 or 0 )
True is nonzero value, false is zero
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$


Top-Down Design - Combinational Behavior to Structure
Procedures with If-Else Statements

## - More than two possibilities

- Handled by stringing if-else statements together
- Known as if-else-if construct

Example: $4 x 1$ mux behavior

- Suppose S1S0 change to 01
if's expression is false
解 expression is false
else's statement executes,
which is an if statement whose expression is true

Note: The following indentation shows if
tatement nesting, but is unconventional:

Dse $<=10$;
if ( $\mathrm{S} 1==0$ \& $\& \mathrm{~S} 0==1$ )
$\mathrm{D}<=\mathrm{I} 1 ;$
$\underset{\text { else }}{\mathrm{D}}<\mathrm{S}_{\mathrm{I}} \mathrm{I1}$;
if $(\mathrm{S} 1==1 \& \& \quad \mathrm{~S} 0=0$ )
$\mathrm{D}<=\mathrm{I} 2$
timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Mux4(I3, I2, I1, Io, S1, SO, D) ;
Input 13, I2, I1, I0
input s1, so:
input s1,
output D ;
output
reg D ;
Suppose always ${ }^{\text {(IT3, I2, I1, I0, S1, so }}$



end $\quad \& \& \rightarrow$ logical AND
\& : bit AND (operands are bits, returns bit) \& \& : logical AND (operands are trueffalse
else $\mathrm{D}<=\mathrm{I} 3$; values, returns truelfalse

## Top-Down Design - Combinational Behavior to Structure

Top-down design

- Capture behavior, and simulate
- Capture structure using a second
module, and simulate


## Top-Down Design - Combinational Behavior to Structure <br> Common Pitfall - Missing Inputs from Event Control Expression

## Pitfall - Missing inputs from event control's <br> sensitivity list when describing combinational

behavior

- Results in sequential behavior timescale $1 \mathrm{~ns} / 1 \mathrm{n}$

Wrong $4 \times 1$ mux example - Has memory Missing I3-I fron sensitivity list
o Just not a mux
a Just not a mux Recomputes D if S
or SO changes Fails to recompute D if L

Reminde

- Combinational behavior: Output value is purely a function of the present input values
Sequential behavior: Output past input values, i.e., the system has memory
module Mux4 (I3, I2, I1, Io, S1, SO, D) ;
input 13, I2, 11, I0:
inputput $\mathrm{D}^{\prime}$;
rexp;
always $\theta(s 1$, so)
$\underset{\text { if }}{\text { begin }}(\mathrm{S} 1==0 \& \& \quad \mathrm{~s} 0=0$ )


 else
De
else else $\mathrm{D}<=\mathrm{I} 3$
end
endmodule

Top-Down Design - Combinational Behavior to Structure
Common Pitfall - Missing Inputs from Event Control Expression

## Verilog provides mechanism to help avoid

 this pitfall- @* - implicit event control expression
- Automatically adds all nets and variables that are read by the controlled statement or statement group
Thus, @* in example is equivalent to @(S1,S0,I0,I1,I2,I3)
@(*) also equivalent
$\qquad$
module Mux4(I3, I2, I1, I0, S1, S0, D) ; input 13, I2, I1, I0;
output D
reg D ;
$\underset{\substack{\text { always } 0 * \\ \text { begin }}}{\text { and }}$



D
der
else
$\underset{\mathrm{D}}{\mathrm{else}}<\mathrm{I} 3 ;$
end
endmodule

Top-Down Design - Combinational Behavior ${ }^{\text {timescale } 1 \mathrm{~ns} / 1 \mathrm{~ns}}$
Common Pitfall - Output not Assigned on Every Pass

- Pitfall - Failing to assign every output n every pass through the procedure for combinational behavior
$\square$ Results in sequential behavior
Referred to as inferred latch (more later)
$\square$ Wrong $2 \times 4$ decoder example
- Has memory

No compiler error Missing assignments to

- Just not a decoder

$\qquad$
$\begin{aligned} & \text { egin } \\ & \text { D3 }<=0 ; \text { D } 2<=0 ; \\ & \text { D1 }<=0 ; D O<=1 ;\end{aligned}$
$\underset{\text { end }}{\text { end }}$ if ( $\mathrm{I} 1==0 \& \& \quad \mathrm{I}==1$
$\underset{\text { D3 }}{\text { begin }}<=0 ;$ D $2<=0$
D3 $<=0 ; D 2<=0 ;$
D1 $<=1 ;$ D $<=0 ;$
$\substack{\text { eld } \\ \text { else in } \\ \text { begin }}$
$(\mathrm{I} 1==1 \& \& \quad \mathrm{I}==0)$
begin
D3
D1
D
D3 $<=0 ; D 2<=1 ;$
D1 $<=0 ; D 0<=0 ;$

$\xrightarrow[\text { D3 }]{\text { begin }}$ (
// Note: missing assignments end
nimodule

Top-Down Design - Combinational Behavior to Structure Common Pitfall - Output not Assigned on Every Pass

- Same pitfall often occurs due to not considering all possible input combinations


## Hierarchical Circuits

Using Modules Instances in Another Module

- Module can be used as instance in a new module
$\square$ As seen earlier: And2 module used as instance in BeltWarn module
- Can continue: BeltWarn module can be used as instance in another module - And so on
- Hierarchy powerful mechanism for managing complexity



## Hierarchical Circuits

Using Module Instances in Another Module

- 4-bit 2x1 mux example

timescale $1 \mathrm{~ns} / 1 \mathrm{~ns}$
module Mux (II $^{2}$ Io, so, D)
input I1, I0;
input so ;
output D ;
wire 11, N2, ${ }^{2} 3$


endmodule


## Hierarchical Circuits

Using Module Instances in Another Module

## - 4-bit $2 \times 1$ mux example



## Built-In Gates

- We previously defined AND, OR, and NOT gates
- Verilog has several built-in gates that can be instantiated
- and, or, nand, nor, xor, xor
- One output, one or more inputs
- The output is always the first in the list of port connections
- Example of 4-input AND
and a1 (out, in1, in2, in3, in4);
- not is another built-in gate

Earlier BeltWarn example using built-in gates

- Note that gate size is automatically determined by the port connection list
input K, P, s;
output $\mathbf{W}$;
wire N1, N2;
and And 1 (N1, $\mathrm{K}, \mathrm{P}$ ) not $\operatorname{Inv}-1(\mathbb{N} 2, s)$;
and $\operatorname{And}-2(\mathrm{~W}, \mathrm{~N} 1, \mathrm{~N} 2) ;$
ndmodule

