## ECE 274 Digital Logic

Datapath Components - Multifunction
Registers
Digital Design 4.1-4.2

The Unviestry of ARIZONA.
tucson Arzona

## Digital Design

Chapter 4:
Datapath Components
Slides to accompany the textbook Digital Design, First Edition,
by Frank
Valid
Sides to accompany the textbook Digitial Design, First Edition
by Frank Vahid, John Wiley and Sons Publishers, 2007 . htp://www.ddvahid.com


Copyright © 2007 Frank Vahid





Datapath Components
Register with Parallel Load

- Add $2 \times 1$ mux to front of each flip-flop
- Register's load input selects mux input to pass
$\square$ Either existing flip-flop value, or new value to load




## Datapath Components

Shift Registers

## - Shift right

- Move each bit one position right
- Shift in 0 to leftmost bit


## 

## - Shift Register

$\square$ Connect register's flip-flop's outputs to next flip-flop's input

- This design would always shift
 on every clock cycle
- How can we control it?


## Datapath Components

Shift Registers

- What is the result after shifting 10011 four times to the right?

1. 10011
2. 00010
3. 10000
4. 00001


## Datapath Components

Shift Register

- To allow register to either shift or retain, use $2 x 1$ muxes
- shr. 0 means retain, 1 shift
- shr_in: value to shift in
- May be 0, or 1
- Note: Can easily design shift register that shifts left instead


Datapath Components
Rotate Register

## - Rotate right

- Like shift right, but leftmost bit comes from rightmost bit




Datapath Components
Shift Register Example: Above-Mirror Display

- Earlier example: 8
$+2+1=11$ wires from
car's computer to
above-mirror display's
four registers
- Better than 32 wires, but 11 still a lot want fewer for smaller wire bundles
- Use shift registers
- Wires: $1+2+1=4$
- Computer sends one value at a time, one bit per clock cycle



## Datapath Components

Multifunction Registers

- Many registers have multiple functions
- Load, shift, clear (load all Os)
- And retain present value, of course
- Easily designed using muxes
- Just connect each mux input to achieve desired function


11

## Datapath Components

Multifunction Registers

```
llll
Parallel load
Shift right
```




Datapath Components
Register Operation Table

- Register operations typically shown using compact version of table
- X means same operation whether value is 0 or 1
- One X expands to two rows
- Two Xs expand to four rows
$\square$ Put highest priority control input on left to make reduced table simple



## Datapath Components

Register Design Process
o Can design register with desired operations using simple four-step process

|  | Step | Description |
| :---: | :---: | :---: |
| 1. | Determine mux size | Count the number of operations (don't forget the maintain present value operation!) and add in front of each flip-flop a mux with at least that number of inputs. |
| 2. | Create mux operation table | Create an operation table defining the desired operation for each possible value of the mux select lines. |
| 3. | Connect mux inputs | For each operation, connect the corresponding mux data input to the appropriate external input or flip-flop output (possibly passing through some logic) to achieve the desired operation. |
| 4. | $\begin{aligned} & \text { Map control } \\ & \quad \text { lines } \end{aligned}$ | Create a truth table that maps external control lines to the internal mux select lines, with appropriate priorities, and then design the logic to achieve that mapping |

Datapath Components
Register Design Example

- Desired register operations

Synchronous clear, synchronous set, load, shift left (with this priority)
Step 1: Determine mux size
5 operations: above, plus maintain present value (don't forget this one!) --> Use 8x1 mux
Step 2: Create mux operation table


Step 4: Map control lines $\mathrm{s} 2=\mathrm{clr}^{*}$ *set
$\mathrm{sl}=\mathrm{clr}^{\prime} * \operatorname{set}^{\prime} * \mathrm{ld}{ }^{*}$ *shl +c
$\mathrm{s} 0=\operatorname{clr}^{*}{ }^{*} \operatorname{set}^{*} * \mathrm{ld}+\mathrm{clr}$


16

Datapath Components
Register Design Example


