## ECE 274 Digital Logic

Introduction to Sequential Logic, Basic
Sequential Logic Design -- Controllers
Storage Element
Digital Design 3.1-3.2
the Unverstry of ARIZONA. tucson Arzona

## Digital Design

Chapter 3

Slides to accompany the textbook Digital Design, First Edition,
by Frank Vahid, John Wiley and Sons Publishers, 2007.
id, John Wiley and Sons Pu
http:/www.ddvahid.com

## Copyright © 2007 Frank Vahid






## Sequential Logic Design

Introduction

## - Sequential circuit

$\square$ Output depends not just on present inputs (as in combinational circuit), but on past sequence of inputs

- Stores bits, also known as having "state"
- Simple example: a circuit that counts up in binary



## Sequential Logic Design

First attempt at Bit Storage

## - We need some sort of feedback

- Does circuit on the right do what we want? - No: Once $Q$ becomes 1 (when $S=1$ ), $Q$ stays 1

forever - no value of $S$ can bring $Q$ back to 0


Sequential Logic Design
Bit Storage Using an SR Latch

- Does the circuit to the right, with cross-coupled NOR gates, do what we want?
- Yes! How did someone come up with that circuit? Maybe just trial and error, a bit of insight.




## Sequential Logic Design

SR Latch

- What value with the output Q have at the indicated time?

1. 1
2. 0
3. Neither
4. Either


## Sequential Logic Design

Problem with SR Latch

## - Problem

$\square$ If $\mathrm{S}=1$ and $\mathrm{R}=1$ simultaneously, we don't know what value Q will take


Q may oscillate. Then, because one path will be slightly longer than the other, Q will eventually $\qquad$ settle to 1 or 0 - but we don't know which. -

## Sequential Logic Design

Solution: Level-Sensitive SR Latch

## - Add enable input " $C$ " as shown

$\square$ Only let S and R change when $\mathrm{C}=0$
Enure circuit in front of SR never sets $\mathrm{SR}=11$, except briefly due to path delays

- Change C to 1 only after sufficient time for S and R to be stable
$\square$ When $C$ becomes 1, the stable $S$ and $R$ value passes through the two AND gates to the SR
$S^{\text {Though } S R=11}$ briefly...

latch's S1 R1 inputs.




Level-sensitive
SR latch symbol

## Sequential Logic Design

Clock Signal Terminology


- Clock period
- Time interval between pulses - Above signal: period $=20 \mathrm{~ns}$

Clock cycle

- Oone such time interval - Above signal shows 3.5 clock cycles


## Clock frequency

- 1/period
- Above signal: frequency $=1 / 20 \mathrm{~ns}=50 \mathrm{MHz}$
- $1 \mathrm{~Hz}=1 / \mathrm{s}$


## Sequential Logic Design

Level-Sensitive D Latch

- SR latch requires careful design to ensure $\mathrm{SR}=11$ never occurs
- D latch relieves designer of that burden
- Inserted inverter ensures R always opposite of S



D latch symbol

Sequential Logic Design
Problem with Level-Sensitive D Latch

- D latch still has problem (as does SR latch)
- When $\mathrm{C}=1$, through how many latches will a signal travel?
- Depends on for how long $\mathrm{C}=1$
- CIk_A -- signal may travel through multiple latches
- Clk_B -- signal may travel through fewer latches
- Hard to pick $C$ that is just the right length
- Can we design bit storage that only stores a value on the rising edge of

CIK_A $\bigsqcup \square \square$
Clk_B _ _


## Sequential Logic Design

D Flip-Flop

- Flip-flop: Bit storage that stores on clock edge, not level
- One design -- master-servant
rising edges
- Two latches, output of first goes to input of second, master latch has inverted clock signal
- So master loaded when $\mathrm{C}=0$, then servant when $\mathrm{C}=1$
- When C changes from 0 to 1 , master disabled, servant loaded with value that was at D just before C changed -- ie , value at $D$ during rising edge of $C$


rising edges
cik $\downarrow \square \square$


Symbol for falling-edge triggered D flip-flop
cik falling edges
CII

## Sequential Logic Design

D Latches and D Flip-Flops

- What is the final value of the output

Q given the following timing diagram

1. 1
2. 0
3. Neither
4. 5


## Sequential Logic Design

D Latches and D Flip-Flops

- What is the final value of the output

Q given the following timing diagram?

1. 1
2. 0
3. Neither
4. -2


## Sequential Logic Design

D Flip-Flop

- Solves problem of not knowing through how many latches a signal travels when $\mathrm{C}=1$
- In figure below, signal travels through exactly one flip-flop, for Clk_A or Clk_B
$\square$ Why? Because on rising edge of Clk , all four flip-flops are loaded simultaneously -- then all four no longer pay attention to their input, until the next rising edge. Doesn't matter how long Clk is 1



## Sequential Logic Design

D Latch vs. D Flip-Flop

- Latch is level-sensitive: Stores D when C=1
- Flip-flop is edge triggered: Stores $D$ when $C$ changes from 0 to 1
- Saying "level-sensitive latch," or "edge-triggered flip-flop," is redundant
- Two types of flip-flops -- rising or falling edge triggered.
- Comparing behavior of latch and flip-flop:


Sequential Logic Design
Bit Storage Summary


Sequential Logic Design
Basic Register

- Typically, we store multi-bit items - e.g., storing a 4-bit binary number
- Register: multiple flip-flops sharing clock signal
- From this point, we'll use registers for bit storage
- No need to think of latches or flip-flops
- But now you know what's inside a register


