## ECE 274 Digital Logic

Optimization and Tradeoffs
Carry-Lookahead Adders
Digital Design 6.4

the Unverstriv o ARIZONA. tucson Arzona

## Carry-Lookahead Adder <br> Faster Adder

- Built carry-ripple adder in Ch 4
- Similar to adding by hand, column by column
ot correct until the carries have
rippled to the lef
- 4-bit carry-ripple adder has 4*2 $=8$ gate delays
- Pro: Small



## Digital Design

Chapter 6:
Optimization and Tradeoffs
Sides to accompany the textbook Digital Design, First Edition,
by Frank Yahid Joun wiley
by Frank Vahid, John Wiley and Sons Publishers, 2007. http:/www.ddvahid.com


Copyright © 2007 Frank Vahid




## Carry-Lookahead Adder <br> Faster Adder

Faster adder - Use two-level combinational logic design process

- Recall that 4-bit two-level adder was big
- Pro: Fast
- 2 gate delays
- Con: Large
- Truth table would have $2^{(4+4)}=256$ rows
- Plot shows 4-bit adder would use about 500 gates
- Is there a compromise design?
- Between 2 and 8 gate delays
- Between 20 and 500 gates




## Carry-Lookahead Adder

Faster Adder - (Bad) Attempt at "Lookahead"

## - Idea

- Modify carry-ripple adder - For a stage's carry-in, don't wait for carry to ripple, but rather directly compute from inputs of earlier stages
- Called "lookahead" because current stage "looks ahead" at previous



Notice - no rippling of carry

## Carry-Lookahead Adder

Faster Adder - (Bad) Attempt at "Lookahead"

- Carry lookahead logic function of external in - No waiting for ripple
- Problem
- Equations get too big
- Not efficient
- Need a bette lookahead

$c 2=b 1 b 0 c 0+b 1 a 0 c 0+b 1 a 0 b 0+a 1 b 0 c 0+a 1 a 0 c 0+a 1 a 0 b 0+a 1 b 1$ $c 3=b 2 b 1 b 0 c 0+b 2 b 1 a 0 c 0+b 2 b 1 a 000+b 2 a 1 b 0 c 0+b 2 a 1 a 0 c 0+b 2 a 1 a 0 b 0+b 2 a 1 b 1+$
$a 2 b 1 b 0 c 0+a 2 b 1 a 0 c 0+a 2 b 1 a 0 b 0+a 2 a 1 b 0 c 0+a 2 a 1 a 0 c 0+a 2 a 1 a 0 b 0+a 2 a 1 b 1+a 2 b 2$


## Carry-Lookahead Adder

Faster Adder - (Bad) Attempt at "Lookahead"

- Want each stage's carry-in bit to be function of external inputs only (a's, b's, or co)

- Recall full-adder equations:
- $s=a \operatorname{xor} b$

Stage 0. C Stage 0: Carry-in
external input: co
$\lambda_{c 00}=b 0 c 0+a 0 c 0+a 0 b 0$ $1=b 0 c 0+a 0 c 0+a 0 b 0$
$=\mathrm{b} 1 \mathrm{c} 1+\mathrm{a} 1 \mathrm{c} 1+\mathrm{a} 1 \mathrm{~b} 1$
$c 2=b 1 c 1+a 1 c 1+a 1 b 1$
bo $+a 1(b 0 c 0+20 c 0+20 b 0)+21 b 1$ continue for cs

## Carry-Lookahead Adder

Better Form of Lookahead

- Have each stage compute two terms
- Propagate: $\mathrm{P}=\mathrm{a}$ xor b
- Generate: $G=a b$
- Compute lookahead from $P$ and $G$ terms, not from external inputs
$\square$ Why $P \& G$ ? Because the logic comes out much simpler
- Very clever finding; not particularly obvious though
- Why those names?
- G: If a and $b$ are 1 , carry-out will be 1 - "generate" a carry-out of 1 in this case

P: If only one of $a$ or $b$ is 1 , then carry-out will equal the carry-in - propagate the carry-in to the carry-out in this case

(a) if $\mathrm{aObO}=1$ if aO xor $\mathrm{b} 0=1$
a (call this G:Generate) (call this P: Propagate)

Carry-Lookahead Adder
Better Form of Lookahead


With $P \& G$, the carry lookahead equations are much simpler
$\square$ Equations before plugging in

- $\mathrm{C1}=\mathrm{G} 0+\mathrm{POCO}$
- $\mathrm{c} 2=\mathrm{G} 1+\mathrm{P} 1 \mathrm{c} 1$
- $\mathrm{c} 3=\mathrm{G} 2+\mathrm{P} 2 \mathrm{c} 2$
- cout $=\mathrm{G} 3+$ P3c3

After plugging in:
c1 $=\mathrm{G} 0+\mathrm{P} 0 \mathrm{c} 0$
$\mathrm{c} 2=\mathrm{G} 1+\mathrm{P} 1 \mathrm{c} 1=\mathrm{G} 1+\mathrm{P} 1(\mathrm{G} 0+\mathrm{P} 0 \mathrm{c} 0)$ $\mathrm{c} 2=\mathrm{G} 1+\mathrm{P} 1 \mathrm{G} 0+\mathrm{P} 1 \mathrm{P} 0 \mathrm{c} 0$
$\mathrm{c} 3=\mathrm{G} 2+\mathrm{P} 2 \mathrm{c} 2=\mathrm{G} 2+\mathrm{P} 2(\mathrm{G} 1+\mathrm{P} 1 \mathrm{G} 0+\mathrm{P} 1 \mathrm{P} 0 \mathrm{c} 0)$ $\mathrm{c} 3=\mathrm{G} 2+$ P2G1 + P2P1G0 + P2P1P0c0 cout $=\mathrm{G} 3+\mathrm{P} 3 \mathrm{G} 2+\mathrm{P} 3$ P2G1 + P3P2P1G0 + PJP
Much simpler than the "bad" lookahead

## Carry-Lookahead Adder

Better Form of Lookahead


## Carry-Lookahead Adder

Carry-Lookahead Adder - 32-bit?

- Problem: Gates get bigger in each stage
- 4th stage has 5-input gates
- 32nd stage would have 33-input gates
- Too many inputs for one gate
- Would require building from smaller gates, meaning more levels (slower), more gates (bigger)
One solution: Connect 4-bit CLA adders in ripple manner

- But slow ( $4+4+4+4$ gate delays



Optimizations and Tradeoffs
Adder Tradeoffs

## - carry-lookahead

- multilevel
carry-lookahead
- carry-select
carry-
ripple
delay

Designer picks the adder that satisfies particular delay and size requirements
$\square$ May use different adder types in different parts of same design - Faster adders on critical path, smaller adders on non-critical path

