

## ECE 274 - Digital Logic

### Lecture 6


- Lecture 6
  - Basic Register Design
  - Controllers
    - State diagrams
    - Finite State Machines (FSMs)
  - Sequential Logic Design Process

1


## Digital Design

### Sequential Logic Design – Controllers: Registers

- Basic 4-bit register:
  - inputs: n-data bits, clock
  - outputs: n-data bits



internal design



block symbol.

2

## Digital Design


### Sequential Logic Design – Controllers: Design Example

#### Circuit Description: Temperature History Storage

**Functional Description:**  
Design a system that records the outside temperature every hours and displays the last three recorded temperatures.

**Inputs:**  
c: clock signal  
x4..0: 5-bit temperature reading

**Outputs:**  
a4..0, b4..0, c4..0: 5-bit temperature readings to be displayed




(In practice, we would actually avoid connecting the timer output C to a clock input, instead only connecting an oscillator output to a clock input.)

3

## Digital Design

### Sequential Logic Design -- Controllers


#### Internal design of the TemperatureHistoryStorage component



4

## Digital Design

### Sequential Logic Design -- Controllers




Example of values in the TemperatureHistoryStorage registers. One particular data item, 18, is shown moving through the registers on each clock cycle.


5

## Digital Design

### Sequential Logic Design – Controllers: Not really a quiz!!



Trace the behavior of a level-sensitive SR latch for the input pattern above. Complete the timing diagram, assuming the logic gates have a tiny but non-zero delay.



6

## Digital Design

Sequential Logic Design -- Controllers: FSM

**Circuit Description: Laser Timer System**

**Functional Description:**  
Design a system that activates a laser for exactly 30 ns after it receives a button press.

**Inputs:**  
c: 10 ns clock signal  
b: button signal

**Outputs:**  
x: laser output

7

## Digital Design

Sequential Logic Design -- Controllers

First (bad) attempt to implement the laser surgery system.

What's so baaaaad about it?

8

## Digital Design

Sequential Logic Design -- Controllers: FSM

A simple state diagram and the timing diagram describing the state diagram's behavior.

**Outputs: x**  
x=0 clk^ x=1

**state**  
Off On Off On

**Outputs: x**

**"clk^" represents the rising edge of the clock signal**

9

## Digital Design

Sequential Logic Design -- Controllers: FSM

**Three-Cycle High System - Finite State Machine**

- Set of States; i.e. {Off, On1, On2, On3}
- Set of Inputs/Outputs; i.e. {b}/x
- Initial State: i.e. {Off}
- Set of Transitions (conditions): (state:input->new state)
  - {Off: !clk^ -> Off, Off: clk^ -> On1, On1: clk^ -> On1...}
- Set of Actions (output values): {Off: x=0, On1: x=1, On2: x=1, On3: x=1}

**state diagram**

**timing diagram**

10

## Digital Design

Sequential Logic Design -- Controllers: FSM

**Three-Cycle High System - Finite State Machine**

- Set of States; i.e. {Off, On1, On2, On3}
- Set of Inputs/Outputs; i.e. {b}/x
- Initial State: i.e. {Off}
- Set of Transitions (conditions): (state:input->new state)
  - {Off: b\*!clk^ -> Off, Off: b\*clk^ -> On1, On1: clk^ -> On1...}
- Set of Actions (output values): {Off: x=0, On1: x=1, On2: x=1, On3: x=1}

**state diagram**

**timing diagram**

11

## Digital Design

Sequential Logic Design -- Controllers: FSM


**Simplification in Notation:**

- implicit clk^
- every transition is ANDed with a rising clock.

**Inputs: x; Outputs: b**

12


**Digital Design**  
Sequential Logic Design -- Controllers



Why are the heads of keys getting thicker?  
The key on the right has a computer chip inside that sends an identifier to the car's computer, thus helping to reduce car thefts.

13


**Digital Design**  
Sequential Logic Design -- Controllers: FSM



**Circuit Description: Secure Car Key**  
**Functional Description:**  
Design a secure car key controller for a key having a code of 1011  
**Inputs:** clock assumed  
a: 1 when the car's computer requests the key ID  
**Outputs:**  
r: individual bits of key code (starting with rightmost bit)

14


**Digital Design**  
Sequential Logic Design -- Controllers



Secure car key FSM.

15


**Digital Design**  
Sequential Logic Design -- Controllers



Secure car key timing diagram.

16

**Digital Design**  
Sequential Logic Design -- Controllers




Secure car key timing diagram for a different sequence of values on input a.

17

**Digital Design**  
Sequential Logic Design -- Controllers: FSM

**Circuit Description: Code Detector**  
**Functional Description:**  
Design a system that unlocks a door once it has received the correct sequence of colored buttons  
**Inputs:** clock assumed  
buttons: r(red), g(green), b(blue): 1 when button of corresponding color is pressed; 0 otherwise-- assume presses synchronized with clock  
a(any): 1 if any button(s) have been pressed (while pressed)  
**Outputs:**  
u: signal to unlock door



18

### Digital Design

Sequential Logic Design – Controllers: FSM Design

Build an FSM to Detect Sequence:  
Start->Red->Blue->Green->Red

Inputs: s,r,g,b,a;  
Outputs: u

You can press all three buttons at the same time, and the door will unlock

19

### Digital Design

Sequential Logic Design – Controllers: FSM Design

Improved code detector FSM

Inputs: s,r,g,b,a;  
Outputs: u

Better, but still flawed:  $a=r=g=b=1, ab=1, a(b'+r+g)=1$

20

### Digital Design

Sequential Logic Design – Controllers: Implementation

Standard controller architecture -- general view

21

### Digital Design

Sequential Logic Design – Controllers: Design Process

Step	Description
Step 1	<b>Capture the FSM</b> Create an FSM that describes the desired behavior of the controller.
Step 2	<b>Create the architecture</b> Create the standard architecture by using a state register of appropriate width, and combinational logic with inputs being the state register bits and the FSM inputs and outputs being the next state bits and the FSM outputs.
Step 3	<b>Encode the states</b> Assign a unique binary number to each state. Each binary number representing a state is known as an <i>encoding</i> . Any encoding will do as long as each state has a unique encoding.
Step 4	<b>Create the state table</b> Create a truth table for the combinational logic such that the logic will generate the correct FSM outputs and next state signals. Ordering the inputs with state bits first makes this truth table describe the state behavior, so the table is a state table.
Step 5	<b>Implement the combinational logic</b> Implement the combinational logic using any method.

22

### Digital Design

Sequential Logic Design – Controllers: FSM

**Circuit Description: Laser Timer System**

**Functional Description:**  
 Design a system that activates a laser for exactly 30 ns after it receives a button press.

**Inputs:**  
 c: 10 ns clock signal  
 b: button signal

**Outputs:**  
 x: laser output

23

### Digital Design

Sequential Logic Design -- Controllers: FSM

1) Capture the FSM:

Inputs: x; Outputs: b

24

**Digital Design**  
Sequential Logic Design -- Controllers : Implementation

2) Create the Architecture:

Standard controller architecture for the laser timer.

25

**Digital Design**  
Sequential Logic Design -- Controllers : Implementation

3) Encode the States:

Laser timer state diagram with encoded states.

Inputs: b; Outputs: x

26

**Digital Design**  
Sequential Logic Design -- Controllers : Implementation

4) Create the State Table:

State table for laser timer controller

	Inputs			Outputs		
	s1	s0	b	x	n1	n0
Off	0	0	0	0	0	0
	0	0	1	0	0	1
On1	0	1	0	1	1	0
	0	1	1	1	1	0
On2	1	0	0	1	1	1
	1	0	1	1	1	1
On3	1	1	0	1	0	0
	1	1	1	1	0	0

27

**Digital Design**  
Sequential Logic Design -- Controllers : Implementation

5) Implement Combinational Logic:

Final implementation of the three-cycles-high laser timer controller.

28

**Digital Design**  
Sequential Logic Design -- Controllers : Implementation

Tracing the behavior of the three-cycles-high laser timer controller.

clk state=00 state=00 state=01

Inputs: b

Outputs: x

29

**Digital Design**  
Sequential Logic Design -- Controllers

30

Digital Design  
Sequential Logic Design -- Controllers

Inputs: a; Outputs: r

Original secure car key FSM.

31

Digital Design  
Sequential Logic Design -- Controllers

Inputs: a; Outputs: r

Secure car key FSM with encoded states

32

Digital Design  
Sequential Logic Design -- Controllers

Inputs	Outputs						
	s1	s0	x	n1	n0	y	z
000	0	0	0	0	0	1	0
000	0	0	1	0	0	1	0
000	0	1	0	0	0	1	0
000	0	1	1	0	0	1	0
001	0	0	0	1	0	1	0
001	0	0	1	0	0	1	0
001	0	1	0	0	1	1	0
001	0	1	1	0	1	1	0
010	0	0	0	1	0	0	0
010	0	0	1	0	0	0	0
010	0	1	0	0	0	0	0
010	0	1	1	0	0	0	0
100	0	0	0	0	0	0	0
100	0	0	1	0	0	0	0
100	0	1	0	0	0	0	0
100	0	1	1	0	0	0	0
101	0	0	0	0	0	0	0
101	0	0	1	0	0	0	0
101	0	1	0	0	0	0	0
101	0	1	1	0	0	0	0
110	0	0	0	0	0	0	0
110	0	0	1	0	0	0	0
110	0	1	0	0	0	0	0
110	0	1	1	0	0	0	0
111	0	0	0	0	0	0	0
111	0	0	1	0	0	0	0
111	0	1	0	0	0	0	0
111	0	1	1	0	0	0	0

State table for secure car key controller

33

Digital Design  
Sequential Logic Design -- Controllers

An unknown standard controller architecture.

34

Digital Design  
Sequential Logic Design -- Controllers

Inputs	Outputs						
	s1	s0	x	n1	n0	y	z
A	0	0	0	0	0	1	0
A	0	0	1	0	1	1	0
B	0	1	0	0	0	1	0
B	0	1	1	1	0	1	0
C	1	0	0	0	0	0	1
C	1	0	1	1	0	0	1
D	1	1	0	0	0	0	0
D	1	1	1	0	0	0	0

State table for unknown controller.

35

Digital Design  
Sequential Logic Design -- Controllers

- Converting a state table to an FSM diagram
  - (a) Initial FSM
  - (b) FSM with outputs specified
  - (c) FSM with outputs and transitions specified

36